Main Content

SVPWM Generator (2-Level)

Generate pulses for SVPWM-controlled two-level converter

  • SVPWM Generator (2-Level) block

Libraries:
Simscape / Electrical / Specialized Power Systems / Power Electronics / Power Electronics Control

Description

The SVPWM Generator (2-Level) block generates pulses for three-phase two-level DC/AC converters using the space-vector pulse width modulation (SVPWM) technique.

The converter switches are represented by the following equivalent circuit:

As shown in the following figure, the objective of the SVPWM technique is to approximate the reference voltage vector (Uref) instantaneously by combining the switching states corresponding to the basic space vectors.

More precisely, for every PWM period, the reference vector Uref is averaged by using its two adjacent space vectors (U3 and U4 in the figure) for a certain duration of time and a null vector (U7 or U8) for the rest of the period.

VectorQ1Q3Q5
U1100
U2110
U3010
U4011
U5001
U6101
U7000
U8111

The block implements two symmetrical switching patterns[1]:

Pattern #1: With this pattern, known as Software-Determined, each PWM channel switches twice per every PWM period.

Pattern #2: With this pattern, known as Hardware-Determined, one PWM channel remains constant for the entire PWM period. Consequently, the number of switching times for this pattern is less than pattern #1. As a result, switching losses are reduced with Pattern #2.

Characteristics

Sample TimeSpecified in the Sample Time parameter
Continuous if Sample Time = 0
Scalar ExpansionNo
DimensionalizedNo

Examples

The power_SVPWMGenerator2Level model uses two simple circuits to show how the SVPWM Generator (2-Level) works and to compare the two switching pattern options. Run the simulation and open the FFT Analysis tool of the Powergui block to see the harmonics and the THD value of the voltages produced by the two converters.

The model sample time is parameterized by the Ts variable set to a default value of 2e-6 s. Set Ts to 0 in the command window and change the Simulation type parameter of the Powergui block to Continuous to simulate the model in continuous mode.

Ports

Input

expand all

Magnitude of the rotating reference vector Uref.

Dependencies

To enable this port, set Data type of input reference vector (Uref) to Magnitude-Angle (rad).

Phase, in radians, of the rotating reference vector Uref.

Dependencies

To enable this port, set Data type of input reference vector (Uref) to Magnitude-Angle (rad).

Alpha components of the rotating reference vector Uref.

Dependencies

To enable this port, set Data type of input reference vector (Uref) to alpha-beta components.

Beta components of the rotating reference vector Uref.

Dependencies

To enable this port, set Data type of input reference vector (Uref) to alpha-beta components.

Output

expand all

Six pulse signals to fire the self-commutated devices (Q1 to Q6) of a converter device.

Parameters

expand all

To edit block parameters interactively, use the Property Inspector. From the Simulink® Toolstrip, on the Simulation tab, in the Prepare gallery, select Property Inspector.

Specify the type of reference vector.

When set to Magnitude-Angle (rad) (default), the Uref vector is specified by the following inputs:

|U| Magnitude of Uref (value between 0 and 1)

When set to alpha-beta components, the Uref vector is specified by the Uα and Uβ inputs.

When set to Internally generated, the Uref is no longer an input to the block. It is internally generated in order to control the converter output voltage as specified in the output voltage parameter.

When set to Pattern #1 (default), every device of the converter switches twice per every PWM period.

When set to Pattern #2, the status of one of the three arms stays constant (no switching) for the entire PWM period.

PWM frequency that determines the PWM period.

PWMperiod=1/PWMFrequency

Magnitude, phase, and frequency of the output voltage of the two level converter controlled by the block. The magnitude of the fundamental component of the converter line-to-line output voltage is defined as

VLLrms=m×Vdc2

Dependencies

To enable this parameter, set Data type of input reference vector Uref to Internally generated.

Specify the sample time of the block, in seconds. Set to 0 to implement a continuous block.

References

[1] Yu, Z., Application Report SPRA524, Space-Vector PWM with TMS320C24x Using H/W & S/W Determined Switching Patterns, Texas Instruments, 1999.

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

Version History

Introduced in R2013a