Main Content

PWM Generator (Multilevel)

Generate pulse width modulated signal or waveform for modular multilevel converters

  • Library:
  • Simscape / Electrical / Control / Pulse Width Modulation

Description

The PWM Generator (Multilevel) block implements a pulse width modulation (PWM) generator for modular multilevel converters. The PWM technique controls power transfer from one electrical component to another by quickly switching between full power transfer and no power transfer.

The block calculates gate pulses for a modular, multilevel converter based on the number of power submodules and two converter topologies: half-bridge and full-bridge. You can specify the number of power submodules and the converter topology using the Number of power submodules and Converter topology parameters, respectively.

Ports

Input

expand all

Reference signal to calculate the PWM for each power submodule of the multilevel converter, specified as a vector.

Output

expand all

Pulse width modulation signal for each submodule, returned as a vector.

If you set the Converter topology parameter to Half-bridge, the output is a vector specified as:

G={G1_SM1,G2_SM1,G1_SM2,G2_SM2,,G1_SMN,G2_SMN}.

If you set the Converter topology parameter to Full-bridge, the output is a vector specified as:

G={G1_SM1,G2_SM1,G3_SM1,G4_SM1,G1_SM2,G2_SM2,G3_SM2,G4_SM2,,G1_SMN,G2_SMN,G3_SMN,G4_SMN},

where Gi_SMj is the reference signal controlling the i-th gate of the j-th power submodule. i ranges from 1 to 2 in a half-bridge topology and from 1 to 4 in a full-bridge topology. j ranges from 1 to N, where N is the number of power submodules specified in the Number of power submodules parameter.

Data Types: single | double

Parameters

expand all

Topology of the modular multilevel converter.

Number of power submodules of the modular multilevel converter.

PWM timer period. The Timer period (s) parameter is specified as 12fsw, where fsw is the switching frequency.

Sample time for the block. For continuous-time simulation, set to zero. For discrete-time simulation, to ensure adequate resolution in the generated signal, specify a positive value that is less than or equal to 10 * Tper, where Tper is the Timer period (s).

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

Introduced in R2020b