This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Templates and Guidelines

Guidelines and templates for SoC application models

Create a model for an SoC application by using an existing template or following the SoC model guidelines. SoC Blockset™ model templates in Simulink® provide design patterns and implement best practices for creating an SoC application model. The suggested workflow shows the process to combine hardware user logic, software algorithms, a memory system, and I/O devices to create an SoC application model.


Use Template to Create SoC Model

Create SoC models using Simulink Project templates.

Create an SoC Project Application

Step by step instructions and guidelines to create a SoC Blockset project and models for an SoC application.

Considerations for Multiple IPs in FPGA Model

When your FPGA model includes more than one block for which you'd like to generate HDL using HDL Coder™, you must use a connector model to connect your blocks.

Entities in an SoC Blockset Model

Learn how entities fit into the modeling process.


Build Error for Accelerator Mode and Rapid Accelerator Mode

Unsupported simulation modes in SoC Blockset models and projects.

Featured Examples