Custom IP Core Generation
Generate HDL IP core from your DUT for deployment to the default system reference design or custom reference design registered with the board
HDL Coder™ can generate a custom HDL IP core that you can deploy to the Xilinx® FPGA boards. You can integrate the generated IP core into the default system reference design or into your own custom reference design that you register for the board.
- Custom IP Core Generation
Generate a custom IP core from a model or algorithm using the HDL Workflow Advisor.
- Custom IP Core Report
You generate an HTML custom IP core report by default when you generate a custom IP core.
- IP Caching for Faster Reference Design Synthesis
Use IP caching to speed up reference design synthesis time by using an out-of-context workflow.