MathWorks HDL Coder Team

MathWorks

Last seen: circa 2 mesi fa | Attivo dal 2020

Followers: 1 Following: 0

Messaggio

Statistica

All

RANK
20.302 of 20.454

REPUTAZIONE
0

VALUTAZIONE MEDIA
3.90

CONTRIBUTI
9 File

DOWNLOAD
269

ALL TIME DOWNLOAD
37166

Feeds

Inviato

HDL Coder Self-Guided Tutorial
Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.

circa 2 mesi fa | 97 download |

4.9 / 5

Inviato

HDL Coder Support Package for Intel FPGA and SoC Devices
Generate and deploy HDL code and Embedded Software from MATLAB and Simulink for Intel FPGA and SoC devices

6 mesi fa | 16 download |

2.7 / 5

Inviato

HDL Coder Support Package for Xilinx FPGA and SoC Devices
Generate and deploy HDL code and Embedded Software from MATLAB and Simulink for Xilinx FPGA and SoC devices

6 mesi fa | 61 download |

3.4 / 5

Inviato

HDL Coder Evaluation Reference Guide
Getting started guide for learning and evaluating HDL Coder

circa un anno fa | 42 download |

4.9 / 5

Inviato

HDL Coder Support Package for Xilinx RFSoC Devices
Generate code for the FPGA portion of RFSoC devices

oltre un anno fa | 8 download |

5.0 / 5

Inviato

Vision HDL Toolbox Support Package for Xilinx Zynq-Based Hardware
Design and prototype vision systems using Xilinx Zynq-based hardware

oltre un anno fa | 14 download |

3.7 / 5

Inviato

HDL Coder Support Package for Xilinx FPGA Boards
Generate and deploy HDL code for Xilinx development boards

oltre un anno fa | 15 download |

4.5 / 5

Inviato

HDL Coder Support Package for Intel FPGA Boards
Generate and deploy HDL code for Altera development boards

oltre un anno fa | 11 download |

4.6 / 5

Inviato

HDL Coder Support Package for Microchip FPGA and SoC Devices
Generate code for Microchip FPGAs and the FPGA portion of SoC Devices

circa 3 anni fa | 5 download |

0.0 / 5

Risposto
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Refer to the following External Bug Report for a resolution to this issue: https://www.mathworks.com/support/bugreports/2656440...

circa 3 anni fa | 5

| accettato

Domanda

HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Since returning to the office in 2022, I have been unable to use HDL Workflow Advisor with Xilinx Vivado. I see the following er...

circa 3 anni fa | 2 risposte | 5

2

risposte

Risposto
Generate C code for HLS?
While HLS does take C/C++ as an input, it typically requires some amount of hardware specification to successfully generate HDL....

circa 4 anni fa | 0

| accettato

Domanda

Generate C code for HLS?
Can I generate C code from MATLAB and Simulink and then feed it into a high-level synthesis (HLS) tool to generate HDL?

circa 4 anni fa | 2 risposte | 0

2

risposte

Risposto
Does HDL Coder support the VHDL fixed-point and floating-point packages?
No. To ensure full portability and numerical consistency with MATLAB rounding and saturation, HDL Coder generates this functiona...

oltre 4 anni fa | 0

| accettato

Domanda

Does HDL Coder support the VHDL fixed-point and floating-point packages?
Does the VHDL code generated by HDL Coder use the IEEE VHDL fixed-point or floating-point packages (IEEE.fixed_pkg.all, IEEE.flo...

oltre 4 anni fa | 1 risposta | 0

1

risposta