Community Profile

photo

Alexander Kiermayer


Hochschule Rosenheim

Attivo dal 2016

Followers: 0   Following: 0

Contatto

Statistiche

Feeds

Visto da

Risposto
Using Unit Delays in triggered Subsystems for HDL Codegeneration
I solved the problem. I had a Limited Counter for triggering the subsystem. After replacing it by an HDL counter, everything i...

oltre 6 anni fa | 0

| accettato

Domanda


Using Unit Delays in triggered Subsystems for HDL Codegeneration
Hi, i'm having some Unit Delays in a Triggered Subsystem. When generating VHDL Code using Mathworks HDL Coder I get the foll...

oltre 6 anni fa | 2 risposte | 0

2

risposte

Domanda


HDL Coder generates VHD Files for Sample and Hold Blocks
Hi, I'm using Sample and Hold Blocks in my design. When I generate the VHDL Code, I get files named like "controlss_block.vhd"...

oltre 7 anni fa | 1 risposta | 0

1

risposta