Risposto
HDL Coversion of Simulink code
HDL QPSK Transmitter and Receiver This example shows how to implement a QPSK transmitter and receiver in Simulink® that is opti...

circa 4 anni fa | 0

Risposto
how to convert matlab code in VHDL ? which tool boxes to download?
You need to partition the MATLAB code into design and testbench files and create a HDL Coder project. Try a sample MATLAB to HD...

circa 4 anni fa | 0

| accettato

Risposto
How i can import an existing IP Core in Vivado in Simulink as block?
These links show how to integrate custom RTL code into a model targeted for HDL code generation using HDL Coder https://www.mat...

circa 4 anni fa | 0

Risposto
HDL coder fails generating wavelet denoise function
Support for C/C++ code generation exists for wdenoise. I have reported the HDL Code Generation request for this function to dev...

oltre 4 anni fa | 0

Risposto
Using std_logic_vector(0 downto 0) in HDL Coder
Unfortunately this coding style switch is not currently available. I have communicated this request with the development team. ...

oltre 4 anni fa | 0

Risposto
error in dlhdl.buildProcessor(hPCNew) step
Can you share the version of MATLAB you are using?

oltre 4 anni fa | 1

Risposto
Explanation of "Assertion failed port already connected to signal error" when generating using HDL Coder?
We are unable to reproduce the issue on our end with the attached models. Please reach out to support for additional help on thi...

oltre 4 anni fa | 0

Risposto
how to create bit from image to feed as input to xilinx multiplier block in system generator
Check this example on how to convert a frame to a sample and feed the sample into FPGA >> mlhdlc_demo_setup('heq')

oltre 4 anni fa | 0

Risposto
Unable to create project in xilinx vivado 2015.2 from simulink using hdl workflow adviser,Getting error [12-172],how can get pass this?
https://www.mathworks.com/help/hdlcoder/ug/using-ip-core-generation-from-matlab.html Generate Custom HDL IP Core for Blinking L...

oltre 4 anni fa | 0

Risposto
hdl coder IO buffer error
Answering the question without access to the model or the full context here. You could consider enabling the resource utiliza...

oltre 4 anni fa | 1

| accettato

Risposto
HDL Coder removes I/Os of a model reference when they are terminated inside the model reference
Remove Redundant Logic and Unused Blocks in Generated HDL Code https://www.mathworks.com/help/hdlcoder/ug/remove-redundant-lo...

oltre 4 anni fa | 0

Risposto
Generate HDL Code for Simscape Models
The model does not show failures in HDL Coder R2020a and R2020b releases. Can you please sure additional information or reach o...

oltre 4 anni fa | 0

Risposto
Inferring RAM zero index issue
Can you MATLAB code (dut.m) and a Testbench (dut_tb.m) and the project file with MATLAB to HDL codegen settings? This example...

oltre 4 anni fa | 0

Risposto
Explanation of "Assertion failed port already connected to signal error" when generating using HDL Coder?
This is an unexpected internal error. Reported to the development team. Can you let us know what version of MATLAB / HDL Coder...

oltre 4 anni fa | 0

| accettato

Risposto
Generate HDL Code for Simscape Models
Can you share your Simscape model?

oltre 4 anni fa | 0

Risposto
Generating HDL from a Random Number Generator
The mask on the uniform generator has sample time and seed parameters. The uniform generator produces uint32 ...

oltre 4 anni fa | 1

| accettato

Domanda

Generating HDL from a Random Number Generator
How do I model Random Number Generator suitable for HDL Coder?

oltre 4 anni fa | 1 risposta | 0

1

risposta

Risposto
Multiple outputs from HDL block in simulink
https://www.mathworks.com/help/hdlcoder/ug/getting-started-with-axi4-stream-interface-in-zynq-workflow.html Getting Started wit...

oltre 4 anni fa | 0

Risposto
Activation Network Connection Failed in Hardware Setup
Contact support@mathworks.com with reproduction steps.

oltre 4 anni fa | 0

Risposto
Multiple outputs from HDL block in simulink
Can you share your model? Thanks

oltre 4 anni fa | 0

Risposto
How do you make D-FF for HDL coders in simulink?
Hardware Modeling with MATLAB Code MATLAB® design and test bench guidelines for HDL code generation Model for HDL Code Gener...

oltre 4 anni fa | 0

Risposto
HDL code for 'findpeak' function
please find attached a pulse detector example. You can find a similar thread here.

oltre 4 anni fa | 0

Risposto
POW2(A) is not supported when A is a FI object.
You are using Variable dimensions and the coding style is not suitable for HDL Code generation or FPGA/ASIC synthesis. Few...

oltre 4 anni fa | 0

Risposto
POW2(A) is not supported when A is a FI object.
Please share your design.m and testbench.m and MATLAB to HDL project file. Thanks

oltre 4 anni fa | 0

Risposto
Error while using HDL coder
Thanks for sharing the reproduction steps. Classes in MATLAB are not supported for fixed-point conversion. The cryptic error a...

oltre 4 anni fa | 1

Risposto
want to convert my simulink model to VHDL using HDL workflow advisor
Does pulse detection example from his thread give you some clues on your approach the problem? https://www.mathworks.com/matlab...

oltre 4 anni fa | 0

Risposto
Error while using HDL coder
Can you share your reproduction steps? It will help with the investigation. Design.m <algorithm you are trying to convert to C/...

oltre 4 anni fa | 0

Risposto
Control the gain variable inside the generated IP block
please review this example Getting Started with Targeting Xilinx Zynq Platform https://www.mathworks.com/help/hdlcoder/ug/gett...

oltre 4 anni fa | 0

Risposto
Hello. I'm traying to generate un HDL code from matlab user-definded function algorithm and got an error about function specialisation that I didn't understand.
Can you share a sample design.m, testbench.m and project file used for fixed point conversion? Thanks

oltre 4 anni fa | 0

Risposto
HDL Code Generation for Hit Crossing Block
HDL code generation is currently not supported for Hit Crossing block. However Hit Crossing block functionality can be implement...

oltre 4 anni fa | 0

| accettato