Insert algorithms on Verilog language to Simulink

How to insert algorithms on Verilog language to Simulink?

Answer 1

[Tim McBrayer]

If you have HDL Verifier, you can cosimulate your design with Simulink using either Cadence Incisive or Mentor Graphics ModelSim. You will of course need one or the other of the HDL simulators.

The high-level overview is that you create a HDL cosimulation block in Simulink that has the same interface as your top-level Verilog code. Simulink then executes its simulation, calling the HDL simulator each time the cosimulation block is scheduled to execute.

[Yuriy]

How I can cosimulate my design with Simulink using "Synopsys" software?

[Tim McBrayer]

The latest versions of HDL Verifier do not support Synopsys simulators. There are some past versions that have supported integration with Synopsys simulators. Your only chance here would be to find a compatible pair of MathWorks and Synopsys tools. Neither tool would be very recent, unfortunately.