INTERFACE BETWEEN MATLAB AND CADENCE FOR MACRO-MODEL EXTRACTION

launch cadence analog simulations from Matlab and extract a macromodel of linear analog functions
2,4K download
Aggiornato 13 mag 2011

Visualizza la licenza

In order to extract macromodels parameters, Cadence will be used as a schematic entry. The netlist will be used by the tool and simulations can be launched using the Ocean tool from cadence. By making DC, Parametric, and AC simulations, it is possible to extract a linear macromodel of the function (input and output impedance, transfer function) and even model the non linearities.

In a second part it is possible to make parametric simulation, i.e. change a variable in the schematic and plot all characteristics function of this variable.

With this methodology, it becomes possible to optimize, for example the sizes of the transistors, or current sources value easily.

Cita come

Philippe BENABES (2025). INTERFACE BETWEEN MATLAB AND CADENCE FOR MACRO-MODEL EXTRACTION (https://it.mathworks.com/matlabcentral/fileexchange/26525-interface-between-matlab-and-cadence-for-macro-model-extraction), MATLAB Central File Exchange. Recuperato .

Compatibilità della release di MATLAB
Creato con R2010a
Compatibile con qualsiasi release
Compatibilità della piattaforma
Windows macOS Linux
Community
Ulteriori file sono disponibili nella  Power Electronics Control Community

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

SIMECT3release/CADENCE_EXP/I_diff_TO_I_diff/Sim/variables/

SIMECT3release/CADENCE_EXP/I_uni_TO_V_diff/Sim/variables/

SIMECT3release/CADENCE_EXP/V_diff_TO_I_uni/Sim/variables/

SIMECT3release/CADENCE_EXP/V_uni_TO_V_uni/

SIMECT3release/CADENCE_EXP/V_uni_TO_V_uni/Sim/variables/

SIMECT3release/DOCUMENTATION/PDF_Sources/

SIMECT3release/SIMECT/

SIMECT3release/SIMECT/GUI_SIMECT/

SIMECT3release/SIMECT/SIMECT_APP/

SIMECT3release/SIMECT/SIMULINK/

SIMECT3release/SIMECT/VHDL/

Versione Pubblicato Note della release
1.5.0.0

correction for version 3.0 updated this morning

1.4.0.0

many codes habe been updated
possibility to generate verilog-A codes
parametric simulations included to the GUI
subcircuit extraction
compatible with AMS and ST design Kits
compatibility with cadence 6.1

1.3.0.0

In this new version, sources can be automatically added to extract the parameters.

1.2.0.0

The graphical interface has been improved. Now the tool produces simulink and VHDL-AMS models