Statistica
0 Domande
7 Risposte
RANK
2.013
of 300.799
REPUTAZIONE
32
CONTRIBUTI
0 Domande
7 Risposte
ACCETTAZIONE DELLE RISPOSTE
0.00%
VOTI RICEVUTI
4
RANK
of 171.134
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
How to make a proper data transfer between FPGA and Processor?
Hi Seregi, You can refer below example for streaming data tarnsfer between hardware and software. Streaming Data from Hardware...
6 mesi fa | 0
How are RFDC block and AXI4-Stream to Software block settings applied to the target board by SoC Builder?
Hi Sergei, The settings configured in the RFDC block are mapped to the corresponding parameters of the RF Data Converter IP ...
6 mesi fa | 2
| accettato
Does SoC Builder do build optimizations, can I see the resources mapping and can I change it?
SoC Builder considers the hdl code generation settings in the FPGA model configuration. Please refer to the following link for m...
6 mesi fa | 1
| accettato
Support for RFSoC 2x2 kit for academics
Hi Peter Hobden, You can use this RFSoC Template - MATLAB & Simulink (mathworks.com) RFSoC template from SoC Blockset to crea...
oltre 3 anni fa | 0
| accettato
HDL System Blockset FPGA design generation Error
Hi Shady, Please use proper downsampler for data and use same rate trantition block for valid and ready signals in your design....
oltre 3 anni fa | 1
| accettato
Having difficulty with examples using the socModelCreator to from the SoC Blockset
Hi Jim Esmond , You need to install 3rd party software tools after installing SoC Blockset supportpackage for Xilinx devices....
oltre 3 anni fa | 0
| accettato
OFDM Transmit and Receive Using Xilinx RFSoC Device
Hi, Have you done Hardware setup after installing the supportpackages? If you have not done already and please follw this link ...
oltre 4 anni fa | 0
| accettato
