Bharathi Yogaraj
Followers: 0 Following: 0
I'm a development manager at MathWorks , focusing on deep learning deployment on FPGA and vision application
VHDL
Spoken Languages:
English
Statistica
0 Domande
6 Risposte
RANK
12.809
of 295.448
REPUTAZIONE
4
CONTRIBUTI
0 Domande
6 Risposte
ACCETTAZIONE DELLE RISPOSTE
0.00%
VOTI RICEVUTI
2
RANK
of 153.872
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Seeking Guidance on Auto-Generating Verilog Code for ASIC Simulation with HDL Coder and Deep Learning HDL Toolbox
After creating hPC, use the following commands to generate verilog code for ASIC workflow that is independent of any specific ve...
circa un mese fa | 1
Latency for NN deployment information using DL HDL toolbox
When the activation layers are placed after the convolution or fully connected layers, they are fused together to avoid any extr...
circa un anno fa | 0
Deep Learning toolbox commands sent
In above script, Instructions will be generated for specified network(net) and specified bitstream('zcu102_single') using hW.c...
oltre un anno fa | 0
Can Deep learning HDL toolbox be used for a customized FPGA board without DDR memory?
Below example shows how to create custom board and generate a deep learning processor IP core for the custom board. https://ww...
oltre un anno fa | 0
Fog rectification reference algorithm
Here are references for Fog rectification example: 1. He, Kaiming. "Single Image Haze Removal Using Dark Channel Prior." Thesis...
circa 2 anni fa | 0
Hardware platform for "Stereo Disparity using Semi-Global Block Matching" example
Currently, output frame is reconstructed only based on valid signal. The algorithm does not consider back & front porch during p...
oltre 3 anni fa | 1