Statistica
RANK
65.340
of 300.857
REPUTAZIONE
0
CONTRIBUTI
2 Domande
1 Risposta
ACCETTAZIONE DELLE RISPOSTE
0.0%
VOTI RICEVUTI
0
RANK
of 171.361
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
Simulink: Dragging blocks directly into connections
Dear all, in the current Simulink model I am working on, I quite often have to add registers into existing connections (1st pic...
circa 5 anni fa | 5 risposte | 0
5
risposteRisposto
IP Core generation for Generic Xilinx Platform without any AXI interface
Okay, a colleague was able to help me out. I selected the Zedboard as a target in task 1.1 of the workflow advisor and this auto...
IP Core generation for Generic Xilinx Platform without any AXI interface
Okay, a colleague was able to help me out. I selected the Zedboard as a target in task 1.1 of the workflow advisor and this auto...
circa 5 anni fa | 0
Domanda
timing loops found by synthesis tool when using sqrt function block in hdl coder
Hello, I have designed a control system in Simulink and now I am trying to port the algorithm to a FPGA by using the HDL Code...
oltre 7 anni fa | 1 risposta | 0
