Statistica
4 Domande
0 Risposte
RANK
164.028
of 300.763
REPUTAZIONE
0
CONTRIBUTI
4 Domande
0 Risposte
ACCETTAZIONE DELLE RISPOSTE
25.0%
VOTI RICEVUTI
0
RANK
of 170.923
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
How can I figure out how many delay units do I need in one part of Simulink HDL design?
Hi, Recently, I am interested in debuging your ZYNQ hwswcodesign model. The figure below is one part of Rx Data decoding bl...
quasi 7 anni fa | 1 risposta | 0
1
rispostaDomanda
How can I migrate MathWorks support on ZedBoard to Xilinx ZC702 board?
Hello, everyone: I have noticed MathWorks support on ZYNQ and AD9361 series algorithm development. All these tutorials are ...
circa 7 anni fa | 1 risposta | 0
1
rispostaDomanda
Where can I set output and input port of an HDL-supported Simulink model?
I am using a Simulink model commqpsktxhdl. I have managed to output HDL code and I found that there 3 inputs including clk, clk-...
oltre 7 anni fa | 1 risposta | 0
1
rispostaDomanda
In simulink, Why does output datatype does not match to my settings?
Hello, everyone. I am using Xilinx System generator in the environment of Simulink. As you can see, I want to use a parallel...
oltre 7 anni fa | 0 risposte | 0
