Statistica
3 Domande
0 Risposte
RANK
177.904
of 300.780
REPUTAZIONE
0
CONTRIBUTI
3 Domande
0 Risposte
ACCETTAZIONE DELLE RISPOSTE
33.33%
VOTI RICEVUTI
0
RANK
of 171.018
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
pir_core:pirudd:assertionFailed: Assertion failed: b:\matlab\src\cgir_hdl\dom_pir_core\cgtransformdriver.cpp:155:lsv_result != CG::transform::StructExplosion::RESULT_ERROR
When the RAM option is not chosen, it works well. However, when the RAM mapping option is chosen, it doesnot work with the f...
circa 6 anni fa | 1 risposta | 0
1
rispostaDomanda
HDL user-defined block RAM
At the step of "Verify with HDL Test Bench", it produces the following errors Simulation failed. See report. Error in Sim...
oltre 6 anni fa | 1 risposta | 0
1
rispostaDomanda
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cycles", the test bench does not agree with the HDL code. How to solve this problem?
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cyc...
circa 7 anni fa | 2 risposte | 0
