Statistica
RANK
28.970
of 300.780
REPUTAZIONE
1
CONTRIBUTI
12 Domande
2 Risposte
ACCETTAZIONE DELLE RISPOSTE
66.67%
VOTI RICEVUTI
1
RANK
of 171.018
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
How to set Unconditional Transition State for Else Statement in HDL Coder with a Counter?
Hi, in the HDL Coder Guideline, it is recommended to insert an unconditional Else transition: "Insert Unconditional Transition ...
quasi 2 anni fa | 1 risposta | 0
1
rispostaDomanda
Simulink - Bus Creatro - how to set unused bus to "zero"?
Hi, in my model, I use many buses with many more signals, which go to different subsystems. For different testcases, only some...
oltre 2 anni fa | 1 risposta | 0
1
rispostaHow do you generate a registered output from Stateflow?
Update: starting with R2022b, the ClockDrivenOutput parameter for stateflow is available for Moore charts. https://de.mathworks...
oltre 2 anni fa | 0
Domanda
The top design unit selected for HDL code generation may not be inside a triggered subsystem.
Hi, why was this limitation intoduced in Matlab? In Matlab 2019, this limitation is not there. I wanted to port my model to Ma...
oltre 3 anni fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder reset - asynchronous and synchronous possible?
Hi, is it possible to generate HDL code with both, asynchronous and synchronous reset? https://de.mathworks.com/help/hdlfilter...
quasi 6 anni fa | 1 risposta | 0
1
rispostaDomanda
stateflow hdl code generation hierachy flatten
Hi, I use stateflow for HDL-Code generation of an fsm. The stateflow has several hierachies. The hierachies are mainly for rea...
quasi 6 anni fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder custom file header - settings
Hi, generating VHDL-Code with HDL coder, there are some informations (like filename, date, module) in the default header. It ...
circa 6 anni fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder to / downto order
Hi, I'm using HDL Coder to generade VHDL code for a simulink block. In the entity, the port order is generated as follow: for...
circa 6 anni fa | 2 risposte | 0
2
risposteHow do you generate a registered output from Stateflow?
I have exactly the same question!
circa 6 anni fa | 0
Domanda
HDL Coder 'abs' : Double and complex data types not supported.
I'm using a simulink model to generate HDL code for simulation, with double values. The error is clear, as "Double and complex ...
oltre 6 anni fa | 1 risposta | 0
1
rispostaDomanda
stateflow variant states possible?
Is is possible to add variants of a state inside a stateflow diagram, similar to variant subsystems in simulink?
oltre 6 anni fa | 3 risposte | 1
3
risposteDomanda
Why don't i get a data type mismatch error?
Hi, following is inside my simulink model: a Stateflow chart, inside this chart: a 2-dimensional array a(5,5), data type...
oltre 6 anni fa | 0 risposte | 0
0
risposteDomanda
HDL Coder disable Clock Enable output port
How can I disable the Clock Enable output port in generated VDHL-Code? I can specify the name In HDL Code Generation -> Global ...
quasi 7 anni fa | 2 risposte | 0
2
risposteDomanda
How do I display logged local data of stateflow in Logic Analyzer
I would like to log a Local variable in a stateflow diagram and view it in the Logic Analyzer together with other signals. I've...
quasi 7 anni fa | 1 risposta | 0
