photo

Julien


Last seen: 4 mesi fa |  Attivo dal 2024

Followers: 0   Following: 0

Statistica

  • Thankful Level 2

Visualizza badge

Feeds

Visto da

Domanda


Can you use switches as inputs in a design tested with FPGA-in-the-Loop simulation? (on a Zedboard)
Hello, I am currently testing the abilities of the HDL Verifier Toolbox. I tried the FIL simulation with a design and it works....

4 mesi fa | 1 risposta | 0

1

risposta

Domanda


HDL Verifier "Verify HDL Module with MATLAB Test Bench" Tutorial: Cannot find example code from Tutorial.
Hello, I tried to do the "Verify HDL Module with MATLAB Test Bench" Tutorial for the HDL Verifier add-on. In the "Set up Tutoria...

5 mesi fa | 1 risposta | 0

1

risposta