photo

Lucky


Last seen: 9 mesi fa |  Attivo dal 2024

Followers: 0   Following: 0

Statistica

  • First Answer

Visualizza badge

Feeds

Visto da

Domanda


HDL Verifier, FPGA in the Loop Not detecting Hardware version Information
Hi All, I am using Simulink to create a simple Project of Half Adder using MATLAB and Simulink and try to test it with FPGA in ...

9 mesi fa | 1 risposta | 0

1

risposta

Risposto
Issue Connecting to Xilinx FPGA Board for Simulation
Hi All, I am Facing the Same problem Can anyone Help me I have tried the Solution which has been Posted Here, I am using Basys...

9 mesi fa | 0