Statistica
RANK
8.082
of 300.753
REPUTAZIONE
6
CONTRIBUTI
6 Domande
2 Risposte
ACCETTAZIONE DELLE RISPOSTE
66.67%
VOTI RICEVUTI
2
RANK
of 170.858
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
Offline Support Package Installation
Hello all - I have a non-networked MATLAB machine on which I am trying to install the Arduino support package. I have a separate...
oltre 11 anni fa | 1 risposta | 2
1
rispostaProblem with a loop in the hdl coder
I'm still learning vhdl and HDL coder, myself - you can use while loops, it just sounds like you need to provide some informatio...
oltre 12 anni fa | 0
| accettato
Domanda
SimPower Systems and Stateflow
Greetings, I am having an issue with Stateflow that has me completely baffled, and I suspect it is related to SimPower System...
oltre 12 anni fa | 1 risposta | 0
1
rispostaDomanda
Display the RST port in a Xilinx FIL model
Hey all, I am generating a FPGA-in-the-Loop model using a Xilinx board. When you set the port types (DUT I/O Ports section in...
oltre 12 anni fa | 1 risposta | 0
1
rispostaFIL Wizard giving me a strange error
I'm answering my own question here - I restarted my machine, and the error went away. I'm still confused as to what caused it to...
oltre 12 anni fa | 0
Domanda
FIL Wizard giving me a strange error
Hey all, I'm trying to make a FIL model using the FPGA in the loop wizard. I've done this successfully before, I am simply do...
oltre 12 anni fa | 2 risposte | 0
2
risposteDomanda
Is Stateflow not supported for Xilinx HDL code generation
Greetings - I am using a Virtex 5 ML506 board (since my VC707 is not supported) and am trying to do a FPGA in the loop simulatio...
oltre 12 anni fa | 1 risposta | 0
1
rispostaDomanda
Xilinx Series 7 Support
Greetings - my group recently ordered a Virtex-7 (VC707) FPGA board. My intent was to use it with HDL Coder and HDL Verifier, bu...
oltre 12 anni fa | 1 risposta | 0
