photo

Arun


Tenesix Inc.

Last seen: circa 3 anni fa |  Attivo dal 2014

Followers: 0   Following: 0

Messaggio

Statistica

  • Thankful Level 1

Visualizza badge

Feeds

Visto da

Domanda


HDL Coder RAM generation for an array
will hdl coder generate ram for 2 dimension array if isempty(my_ary) my_ary = zeros (10,1000) end new_value = [1:10...

quasi 10 anni fa | 1 risposta | 0

1

risposta

Domanda


Matlab to RTL - Block RAM Enable
An array will get recognized as block RAM. So foo_ary(index) = write_value_at_index will write to the block RAM Question - how...

quasi 10 anni fa | 2 risposte | 0

2

risposte

Domanda


No of Pipeline Stages in Verilog coming from an m file (or latency)
How does one find how many pipeline stages exist in the verilog file. Example, run the mdhlc_sobel filter example from the web s...

circa 10 anni fa | 2 risposte | 0

2

risposte

Domanda


HDL Resource Untilization does not match Synthsis Ouput
When running hdl coder for example on mlhdlc_sobelfilter.m the utilization report says the hdl needs multipliers (90) adders/Sub...

circa 10 anni fa | 1 risposta | 0

1

risposta