Statistica
0 Domande
19 Risposte
RANK
98.438
of 301.930
REPUTAZIONE
0
CONTRIBUTI
0 Domande
19 Risposte
ACCETTAZIONE DELLE RISPOSTE
0.00%
VOTI RICEVUTI
0
RANK
of 177.468
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Where do I find a simple frequency divider to be used in PLL feedback path
Mixed-Signal Blockse has dedicated resource on PLL that will be useful : Phase-Locked Loops - MATLAB & Simulink Phase-Locked ...
8 giorni fa | 0
vco in high frequency
The triangular waveform you see on the Scope is most likely not caused by an incorrect VCO frequency setting. If you are using ...
8 giorni fa | 0
Mixed Signal Analysis in Simulink
Simulink does support mixed-signal system modeling, and you may not need to discretize the entire analog front end using a bilin...
8 giorni fa | 0
sar adc in simulink
Mixed-Signal Blockset has following resources for SAR ADC that can be useful : SAR ADC - N-bit successive approximation regist...
8 giorni fa | 0
Mixed-Signal Systems: PLL Design
I would highly recommend to check Mixed-Signal Blockset page where we have a dedicated resources reated to Phase Locked Loops (P...
8 giorni fa | 0
A basic question: How to using eyeDiagramSI function?
The issue is likely not with eyeDiagramSI itself, but with the format of the signal being provided to it. The eyeDiagramSI obje...
8 giorni fa | 0
Filter out a particular frequency from a mixed signal
The statement that a discrete FIR or IIR filter cannot be implemented for a 50 Hz signal at a 1 MHz sampling rate is somewhat to...
8 giorni fa | 0
how to simulate ADC through matlab code
Sorry for the typo. I meant to say "2^N quantization level"
circa un mese fa | 0
Why is the Equivalent Number of Bits (ENOB) in my SAR ADC model and testbench greater than the actual number of bits?
The ENOB can exceed the nominal number of bits in this case because of how it is calculated.Key reason ENOB is derived from SIN...
circa un mese fa | 0
HELP WITH Integral nonlinearity (INL) and differential nonlinearity (DNL) of data converters
You can compute INL and DNL directly from your transfer curve using the built‑in inldnl function in MATLAB. s = inldnl(analog, ...
circa un mese fa | 0
how to simulate ADC through matlab code
If your goal is to simulate an ADC in MATLAB, it depends on the level of abstraction you want.1. Basic MATLAB (code-only) approa...
circa un mese fa | 0
Xilinx system generator HW co-simulation the Drive DAC input and ADC output are missing
This behavior is expected and is due to differences between older and newer System Generator workflows. The video you’re follow...
circa un mese fa | 0
Delta sigma modulator PSD simulation
Your DSM implementation is likely fine—the mismatch is coming from how the PSD is being computed. Key things to fix Don’t use ...
circa un mese fa | 0
how to design successive approximation register in simulink
Designing a successive approximation register (SAR) in Simulink from scratch is possible, but it typically requires building sev...
circa un mese fa | 0
Plotting data from adc in matlab
The question you’re asking—how to plot ADC data in MATLAB—is primarily about getting sampled data into MATLAB and visualizing it...
circa un mese fa | 0
PLL no lock
From the description, your PLL is locking for a small frequency offset but begins to oscillate when the reference frequency incr...
circa un mese fa | 0
How to import my validated mixed signal design from Matlab into cadence tools for ASIC implementation?
Mixed-Signal Blockset is designed to complement Cadence-based design flows, with integration points that enable both data-driven...
circa un mese fa | 0
digital to analog converter to estimate mismatch standard deivation (sigma)
Mixed-Signal Blockset includes a set of DAC blocks within its data converter library, along with feature examples that demonstra...
circa un mese fa | 0
Why was the continuous-time VCO block discontinued in the Communications Toolbox, and what is the recommended way to model it for PLL/RF synthesizer design?
Recommended approach to realistically model a continuous‑time VCO in Simulink for PLL / synthesizer applications A practical an...
circa 2 mesi fa | 0
