Statistica
RANK
176.016
of 300.381
REPUTAZIONE
0
CONTRIBUTI
13 Domande
1 Risposta
ACCETTAZIONE DELLE RISPOSTE
23.08%
VOTI RICEVUTI
0
RANK
of 168.477
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
Problem with AXI stream interface in IP Integrator for Xilinx System generator IP cores
Hello there, I have system generator model which I have exported as an IP core to Vivado IP integrator. I have the AXI stream...
oltre 8 anni fa | 0 risposte | 0
0
risposteGarbage values when storing the data into .dat file
Hi thanks for reply. It throws me following error: <</matlabcentral/answers/uploaded_files/70897/mat.PNG>>
oltre 8 anni fa | 0
Domanda
Garbage values when storing the data into .dat file
Hello there, I have a 3D array having data type float. When i store this array into a _.txt or .mat_ file and then open it, it ...
oltre 8 anni fa | 3 risposte | 0
3
risposteDomanda
Axi stream interface in Xilinx system generator
Hello there, I am trying to implement the AXI stream interface to an image negative operation in system generator. I want to v...
oltre 8 anni fa | 0 risposte | 0
0
risposteDomanda
Xilinx system generator Hardware co-simulation taking more time on FPGA
Hi there, I have a Xilinx system generator design which takes around 4 mins to run on a host PC. But when i do hardware cosim...
oltre 8 anni fa | 1 risposta | 0
1
rispostaDomanda
Ragarding the custom IP core generation using xilinx system generator
Hi there, I have designed an up counter (counts from 0 to 10) using the system generator design flow. I exported the design ...
oltre 8 anni fa | 0 risposte | 0
0
risposteDomanda
Exporting Xilinx system generator design as IP catalog
Hi there, Can any type of xilinx system generator design be exported as an IP core to IP integrator? Or are there any conside...
oltre 8 anni fa | 1 risposta | 0
1
rispostaDomanda
Random values output from the IP core
Hi all, I have an up counter (0-10) IP core generated from the Xilinx system generator. when I write an app in SDK and run t...
oltre 8 anni fa | 1 risposta | 0
1
rispostaDomanda
No output for complex systen generator IP cores
Hello there, I am able to successfully generate IP cores for simple designs using IP integrator and get the output in SDK. But...
quasi 9 anni fa | 0 risposte | 0
0
risposteDomanda
How to use AXI stream interfaces in xilinx system generator?
HI there, I want know if AXI stream interfaces can be used in xilinx system generator model for a single input port? If yes, th...
quasi 9 anni fa | 1 risposta | 0
1
rispostaDomanda
How can i perform imfreehand() operation in simulink?
Hi all, I need to draw a freehand ROI using the Simulink environment (equivalent to _imfreehand()_). How can I do that?
quasi 9 anni fa | 0 risposte | 0
0
risposteDomanda
Where can i get the following zip file ?
hdlcoderrecon_xsg_files_8a.zip
oltre 9 anni fa | 0 risposte | 0
0
risposteDomanda
why there is an error while running the matlab documentation for HDL coder.?
I m compiling the documentation for HDL coder:"Image Reconstruction Using the MATLAB Function Block" . When i compile the entire...
oltre 9 anni fa | 0 risposte | 0
0
risposteDomanda
How to find sum of all pixel value of ROI in a grayscale image?
I am trying to draw a ROI of a grayscale image using imfreehand. After drawing this, I want to count all the intensity levels co...
oltre 9 anni fa | 2 risposte | 0
