sdruload

Load FPGA and firmware images for USRP radio

Add-On Required: This feature requires the Communications Toolbox Support Package for USRP Radio add-on.

Syntax

sdruload(Device=radioDevice)

sdruload(___,Name=Value)

status = sdruload(___)

Description

sdruload loads the default FPGA and UHD™ firmware images to a 200-series USRP™ radio that is connected to the host computer; for USRP E320, N3xx series, X3xx series, or X410 radios, see the Wireless Testbench™ documentation. For details, see sdruload (Wireless Testbench).

sdruload(Device=radioDevice) loads the default FPGA and UHD firmware images for the specified device, Device, to a radio at the default IP address, 192.168.10.2. If your radio is a USRP2™ radio or a USRP N2xx radio not at the default IP address, use an alternative syntax to specify the SD card drive or IP address.

Firmware images are the UHD versions compatible with Wireless Testbench Support Package for NI™ USRP Radios. You can obtain the compatible UHD version number using the getSDRuDriverVersion function.

• If your radio is a USRP N2xx radio, sdruload uses the uhd_image_loader utility, which is installed as part of Communications Toolbox™ Support Package for USRP Radio, for burning firmware images to the device.

• If your radio is a USRP2 radio, sdruload uses the usrp2_card_burner.py Python^® script to burn the SD card. You must manually install software prior to executing sdruload. For details, see Update USRP2 Radio Firmware.

  Warning

  When burning images with the card burner, it is possible for you to overwrite your hard drive. To avoid accidentally overwriting the wrong drive, when using the card burner script, carefully select the correct drive for the radio.

sdruload(___,Name=Value) specifies options using one or more name-value arguments in addition to the input arguments in the previous syntaxes. For example, to load the default FPGA image to radio at the IP address 192.168.20.2, set the IPAddress name-value argument to 192.168.20.2.

status = sdruload(___) returns the status information of the call to sdruload.

Examples

Load Default FPGA Image to USRP Radio

Load the default FPGA and firmware image to a USRP radio and return the status of the operation.

status = sdruload(Device='n200',IPAddress='192.168.10.7')

Checking radio connections...
 
Writing images using uhd_image_loader ...
 
==== Start messages from third party application ====
[INFO] [UHD] Win32; Microsoft Visual C++ version 1936; Boost_108100; UHD_4.6.0.0-vendor 
Unit: USRP N210 r3 (E1R10Z5UP, 192.168.10.7) 
Firmware image: X:\32\lrussell.Bwt.j2718679.Aug29\matlab\3P.instrset\uhdimage.instrset\uhd-images_4.6.0.0\usrp_n210_fw.bin 
-- Erasing firmware image...successful. 
 -- Writing firmware image (0%) -- Writing firmware image (1%) -- Writing firmware image (3%) -- Writing firmware image (4%) -- Writing firmware image (6%) -- Writing firmware image (7%) -- Writing firmware image (9%) -- Writing firmware image (10%) -- Writing firmware image (12%) -- Writing firmware image (14%) -- Writing firmware image (15%) -- Writing firmware image (17%) -- Writing firmware image (18%) -- Writing firmware image (20%) -- Writing firmware image (21%) -- Writing firmware image (23%) -- Writing firmware image (25%) -- Writing firmware image (26%) -- Writing firmware image (28%) -- Writing firmware image (29%) -- Writing firmware image (31%) -- Writing firmware image (32%) -- Writing firmware image (34%) -- Writing firmware image (35%) -- Writing firmware image (37%) -- Writing firmware image (39%) -- Writing firmware image (40%) -- Writing firmware image (42%) -- Writing firmware image (43%) -- Writing firmware image (45%) -- Writing firmware image (46%) -- Writing firmware image (48%) -- Writing firmware image (50%) -- Writing firmware image (51%) -- Writing firmware image (53%) -- Writing firmware image (54%) -- Writing firmware image (56%) -- Writing firmware image (57%) -- Writing firmware image (59%) -- Writing firmware image (60%) -- Writing firmware image (62%) -- Writing firmware image (64%) -- Writing firmware image (65%) -- Writing firmware image (67%) -- Writing firmware image (68%) -- Writing firmware image (70%) -- Writing firmware image (71%) -- Writing firmware image (73%) -- Writing firmware image (75%) -- Writing firmware image (76%) -- Writing firmware image (78%) -- Writing firmware image (79%) -- Writing firmware image (81%) -- Writing firmware image (82%) -- Writing firmware image (84%) -- Writing firmware image (85%) -- Writing firmware image (87%) -- Writing firmware image (89%) -- Writing firmware image (90%) -- Writing firmware image (92%) -- Writing firmware image (93%) -- Writing firmware image (95%) -- Writing firmware image (96%) -- Writing firmware image (98%) -- Writing firmware image...successful. 
 -- Verifying firmware image (0%) -- Verifying firmware image (1%) -- Verifying firmware image (3%) -- Verifying firmware image (4%) -- Verifying firmware image (6%) -- Verifying firmware image (7%) -- Verifying firmware image (9%) -- Verifying firmware image (10%) -- Verifying firmware image (12%) -- Verifying firmware image (14%) -- Verifying firmware image (15%) -- Verifying firmware image (17%) -- Verifying firmware image (18%) -- Verifying firmware image (20%) -- Verifying firmware image (21%) -- Verifying firmware image (23%) -- Verifying firmware image (25%) -- Verifying firmware image (26%) -- Verifying firmware image (28%) -- Verifying firmware image (29%) -- Verifying firmware image (31%) -- Verifying firmware image (32%) -- Verifying firmware image (34%) -- Verifying firmware image (35%) -- Verifying firmware image (37%) -- Verifying firmware image (39%) -- Verifying firmware image (40%) -- Verifying firmware image (42%) -- Verifying firmware image (43%) -- Verifying firmware image (45%) -- Verifying firmware image (46%) -- Verifying firmware image (48%) -- Verifying firmware image (50%) -- Verifying firmware image (51%) -- Verifying firmware image (53%) -- Verifying firmware image (54%) -- Verifying firmware image (56%) -- Verifying firmware image (57%) -- Verifying firmware image (59%) -- Verifying firmware image (60%) -- Verifying firmware image (62%) -- Verifying firmware image (64%) -- Verifying firmware image (65%) -- Verifying firmware image (67%) -- Verifying firmware image (68%) -- Verifying firmware image (70%) -- Verifying firmware image (71%) -- Verifying firmware image (73%) -- Verifying firmware image (75%) -- Verifying firmware image (76%) -- Verifying firmware image (78%) -- Verifying firmware image (79%) -- Verifying firmware image (81%) -- Verifying firmware image (82%) -- Verifying firmware image (84%) -- Verifying firmware image (85%) -- Verifying firmware image (87%) -- Verifying firmware image (89%) -- Verifying firmware image (90%) -- Verifying firmware image (92%) -- Verifying firmware image (93%) -- Verifying firmware image (95%) -- Verifying firmware image (96%) -- Verifying firmware image (98%) -- Verifying firmware image...successful. 
FPGA image: X:\32\lrussell.Bwt.j2718679.Aug29\matlab\3P.instrset\uhdimage.instrset\uhd-images_4.6.0.0\usrp_n210_r3_fpga.bin 
-- Erasing FPGA image...successful. 
 -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (0%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (1%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (2%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (3%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (4%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (5%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (6%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (7%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (8%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (9%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (10%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (11%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (12%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (13%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (14%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (15%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (16%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (17%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (18%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (19%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (20%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (21%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (22%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (23%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (24%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (25%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (26%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (27%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (28%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (29%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (30%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (31%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (32%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (33%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (34%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (35%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (36%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (37%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (38%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (39%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (40%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (41%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (42%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (43%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (44%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (45%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (46%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (47%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (48%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (49%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (50%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (51%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (52%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (53%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (54%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (55%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (56%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (57%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (58%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (59%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (60%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (61%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (62%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (63%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (64%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (65%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (66%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (67%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (68%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (69%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (70%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (71%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (72%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (73%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (74%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (75%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (76%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (77%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (78%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (79%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (80%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Writing FPGA image (81%) -- Wr...

status = logical
   1

Input Arguments

Device — USRP radio

'USRP2' | 'n200' | 'n210' |

USRP radio, specified as one of the following options:

• 'USRP2' — A connected USRP2 radio.

• 'n200' — A connected USRP N200 radio.

• 'n210' — A connected USRP N210 radio.

Example: Device='N210'

Name-Value Arguments

Specify optional pairs of arguments as Name1=Value1,...,NameN=ValueN, where Name is the argument name and Value is the corresponding value. Name-value arguments must appear after other arguments, but the order of the pairs does not matter.

Before R2021a, use commas to separate each name and value, and enclose Name in quotes.

Example: IPAddress='192.168.20.2'

IPAddress — IP address where the radio is located

dotted-quad character vector

IP address where the radio is located, specified as a dotted-quad character vector. Specify a valid IP address for a radio that you have connected and set up for use with Communications Toolbox Support Package for USRP Radio.

Example: IPAddress='192.168.10.2'

Drive — SD card drive

character vector

SD card drive, specified as a character vector. Specify a valid SD card drive for a USRP2 device that you have connected and set up for use with Communications Toolbox Support Package for USRP Radio.

Example: Drive='S:'

FirmwareImage — Firmware image

character vector

Firmware image, specified as a valid firmware image file. Use this option to load the UHD firmware image that is compatible with the UHD version supported by MATLAB^® and Simulink^®.

Example: FirmwareImage='fileName.bin'

FPGAImage — FPGA image

character vector

FPGA image, specified as a valid FPGA image file. Use this option to load the FPGA image that is compatible with the UHD version supported by MATLAB and Simulink.

Example: FPGAImage='fileName.bin'

Output Arguments

status — Status of call to sdruload

logical

Status of call to sdruload, returned as a logical value. status is returned as true if the FPGA image and firmware image load is successful.

Version History

Introduced in R2013b

R2024a: Support for N3xx and X3xx series radio devices moved to Wireless Testbench

Support for NI USRP N3xx and X3xx series radio devices has moved from Communications Toolbox Support Package for USRP Radio to Wireless Testbench Support Package for NI USRP Radios.

To configure these radios for use with Wireless Testbench, see Install Support Package for NI USRP Radios (Wireless Testbench).