Is HDL Coder able to do falling clock edge trigger?

4 visualizzazioni (ultimi 30 giorni)
legendbb
legendbb il 13 Nov 2013
Risposto: Tim McBrayer il 13 Nov 2013
Looking at DDR mode, don't know if HDL Coder is capable of handling such.
Please comment, thanks,

Accedi per rispondere a questa domanda.

Risposta accettata

Tim McBrayer
Tim McBrayer il 13 Nov 2013
HDL Coder cannot generate DDR code. It is planned for R2014a to support specifying either the positive or negative clock edge to use, but even then only one edge may be used at once. This single-edge limitation is due to the simple fact that Simulink semantics to not support DDR-style semantics.

Più risposte (0)

Categorie

Scopri di più su Code Generation in Help Center e File Exchange

Tag

Prodotti

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by