Azzera filtri
Azzera filtri

FIL I/O options missing in the FIL wizard.

4 visualizzazioni (ultimi 30 giorni)
Charanraj Mohan
Charanraj Mohan il 13 Nov 2023
Hi, I am using MATLAB R2022b and Vivado 2020.2. I am trying to put the Zynq (xc7z020-2clg400) board as FPGA-in-the-loop in Simulink. And I noticed- when opening FIL wizard, FIL I/O is missing. I do not know why this is happening and it will be helpful if someone can put some light on it. I have attached the figure below where the FIL I/O missing are highlighted.

Risposte (1)

Tom Richter
Tom Richter il 16 Nov 2023
Hi Charanraj,
I assume you refer to the FIL I/O panel in the FPGA Board Wizard of the FPGA Board Manager. You can access the FPGA Board Manager by clicking on Launch Board Manager in the FIL Wizard.
You can find an example here.
Best regards,
Tom
  3 Commenti
Tom Richter
Tom Richter il 24 Nov 2023
Hi Charanraj,
sorry for the delay. I checked your steps and now have an answer. You selected a Zynq device. For Zynq we do not support direrect ethernet (ethernet can be used via PS and LibIIO driver for FIL).
When you select e.g. Artix7 you will get this:
and on the next page this:
You can see that the FIL I/O is only related to ethernet port settings not JTAG. So you did nothing wrong and it should work.
Best regards,
Tom
Charanraj Mohan
Charanraj Mohan il 8 Gen 2024
Thanks Tom.
I still couldn't able to establish FPGA-in-the-loop in Simulink using the Zynq board- Zynq (xc7z020-2clg400) I am using. Firstly, whithout using he FIL I/O option how can I tell the interface the address of the pins of the FPGA ? It will be of great help if there is any tutorial or step-by-step instructions available to carry out FIL using the Zynq (xc7z020-2clg400) via JTAG. Is there any help/guidline on this this ?
Thanks in advance!

Accedi per commentare.

Prodotti


Release

R2022b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by