Generating VHDL
Mostra commenti meno recenti
Hi! When I try to generate a VHDL from a Simulink model I get this error *Found an unsupported unbounded loop structure. This loop may be user written or automatically generated due to the use of specific vector expressions or functions. For more information on unsupported loop structures, please refer to the documentation* which says it`s reported by Stateflow. It appears when I try to use the Fixed-Point 'min(array)' function into a Matlab Function Block to get the index of an array. 'array'type is fixed point, but the index returned by the function is 'double'. Since the VHDL generation doesn't support double data types, I think it could be the problem. But I can't fix it. Could anyone please tell me what I'm doing wrong? THANKS
Risposte (1)
Carlos
il 5 Mar 2012
1 Commento
Kiran Kintali
il 24 Mar 2012
Hi Carlos,
If you can send me the example input for 'u', I can see what is going on with the compilation issue.
Also please check out the new MATLAB to HDL workflow in HDL Coder.
http://www.mathworks.com/products/hdl-coder/?s_cid=HP_FP_SL_simhdl
Thank you.
-Kiran
kiran.kintali@mathworks.com
Categorie
Scopri di più su Code Generation in Centro assistenza e File Exchange
Prodotti
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!