photo

Kiran Kintali

Attivo dal 2011

Followers: 2   Following: 0

Messaggio

Programming Languages:
C++, MATLAB
Spoken Languages:
English, Hindi, Telugu
Pronouns:
He/him

Statistica

All
MATLAB Answers

5 Domande
874 Risposte

File Exchange

19 File

RANK
129
of 301.067

REPUTAZIONE
990

CONTRIBUTI
5 Domande
874 Risposte

ACCETTAZIONE DELLE RISPOSTE
60.0%

VOTI RICEVUTI
127

RANK
140 of 21.165

REPUTAZIONE
8.858

VALUTAZIONE MEDIA
4.00

CONTRIBUTI
19 File

DOWNLOAD
36

ALL TIME DOWNLOAD
87906

RANK

of 172.644

CONTRIBUTI
0 Problemi
0 Soluzioni

PUNTEGGIO
0

NUMERO DI BADGE
0

CONTRIBUTI
0 Post

CONTRIBUTI
0 Pubblico Canali

VALUTAZIONE MEDIA

CONTRIBUTI
0 Punti principali

NUMERO MEDIO DI LIKE

  • Thankful Level 4
  • 36 Month Streak
  • Knowledgeable Level 5
  • Pro
  • Personal Best Downloads Level 3
  • Revival Level 4
  • 5-Star Galaxy Level 4
  • First Review
  • First Submission
  • First Answer

Visualizza badge

Feeds

Visto da

Risposto
Which EDA tool versions work with HDL Coder?
HDL Coder generates standard VHDL-1993 (IEEE 1076-1993), Verilog-2001 (IEEE 1364-2001), and SystemVerilog-2005 (IEEE 1800-2005...

8 giorni fa | 1

Domanda


Which EDA tool versions work with HDL Coder?
Found several related threads on MATLAB Central asking about EDA tool version compatibility with HDL Coder: AMD/Xilinx Vivado: ...

8 giorni fa | 1 risposta | 2

1

risposta

Risposto
HDL Coder compatibility with Microchip Libero SoC v2024.1 and roadmap for Libero 2025.x support
Which MATLAB releases officially support Libero SoC v2024.1? R2025a, R2025b, and R2026a officially support Libero SoC v2024.1. ...

10 giorni fa | 0

Risposto
Will Matlab HDL coder support Altera Agilex 3 and 5 series devices?
Support for Intel/Altera Agilex 3 and Agilex 5 devices is currently part of the future HDL Coder roadmap and is not yet availabl...

18 giorni fa | 0

Risposto
Using rate transition blocks in HDL coder
A Rate Transition block does not infer a FIFO in HDL, even when ✔ Ensure data integrity during data transfer and ✔ Ensure dete...

23 giorni fa | 0

Risposto
HDL multi rate simulation
Can you share a sample model? It sounds like you have parts of the design that do not need to be updated at 20e-9s, if that is ...

23 giorni fa | 0

Risposto
how to deal with stream data to HDLFFT?
Implement FFT Algorithm for FPGA HDL Coder, DSP HDL Toolbox, Simulink This example shows how to implement a hardware-targeted ...

circa 2 mesi fa | 0

Risposto
HDL QPSK Transmitter and Receiver example problem
Please reach out to tech support if it is still reproducible. Here is the generated output for the example. >> makehdl('commhdl...

circa 2 mesi fa | 0

Risposto
matlab to vhdl conversion
You should consider using MATLAB Copilot to translate your MATLAB to follow Synthesis friendly rules. Here is some guidance to...

circa 2 mesi fa | 0

Risposto
Build Linux Image for HDL Coder
Build Custom Linux Image for HDL Coder IP Core https://www.mathworks.com/help/hdlcoder/ug/xilinx-zynq-linux-image-for-custom-bo...

circa 2 mesi fa | 0

| accettato

Risposto
CIC Filter
These two blocks support HDL Code Generation CIC Decimator https://www.mathworks.com/help/dsphdl/ref/cicdecimator.html https:...

circa 2 mesi fa | 0

Risposto
I want to generate HDL from a System Object that contains several dsp.FIRFilter objects, the number of which is determined by a Nontunable property
You are correct. HDL Coder (and hardware modeling in general) does not support dynamic behavior in MATLAB code. All structural...

circa 2 mesi fa | 0

| accettato

Risposto
HDL Code Generation for Moving Maximum function
HDL Coder does not support Moving Maximum block in DSP System Toolbox out of the box. Consider using the attached model built us...

circa 2 mesi fa | 0

Domanda


HDL Code Generation for Moving Maximum function
How do I generate HDL Code from Moving Maximum block in DSP System Toolbox?

circa 2 mesi fa | 1 risposta | 0

1

risposta

Risposto
Delay balancing failed when generating HDL code
It looks like you are hitting a delay balancing error due to latency in a feedback look in the model cannot be matched. https...

circa 2 mesi fa | 0

Risposto
simulink can't map matrie to RAM
Hi, Can you please share the model here or reach out to technical support for additional guidance? Thanks

2 mesi fa | 0

Risposto
Getting Error while using HDL Coder
If you are still facing the issue please reach out to MathWorks technical support. I tried the example model in R2025b release ...

2 mesi fa | 0

Risposto
Errors when using HDL coder
Can you reach out to technical support with the reproduction steps? Contact Support - MATLAB & Simulink

3 mesi fa | 0

Risposto
sampling time mismatch in simulink and harware
You do not have to model at the FPGA clock rate in the Simulink model. There are several strategies possible. HDL Coder Evaluat...

3 mesi fa | 0

Risposto
An instance of AMD cannot be generated in the HDL Coder
https://www.mathworks.com/help/hdlcoder/ug/generate-hdl-code-amd-floating-point-library.html If you are using a recent release ...

3 mesi fa | 1

| accettato

Risposto
How to register a reference design that contains block design, rtl, and xilinx IP core?
HDL Coder has a lot of integration touch points with custom code, custom IP core modules and integrating with Vits Model Compose...

3 mesi fa | 0

Risposto
generated HDL code failing in cadence AMS
https://www.mathworks.com/help/hdlcoder/index.html HDL Coder generates Synthesizable RTL. For the list of supported...

3 mesi fa | 1

Risposto
fixdt outof bounds error for data conversion block
This looks like an unexpected behavior and is a bug in the block implementation. https://www.mathworks.com/help/wireless-hdl/u...

3 mesi fa | 0

Risposto
Import VHDL in simulink
importhdl Import Verilog or VHDL code and generate Simulink model https://www.mathworks.com/help/hdlcoder/ref/importhdl.html ...

4 mesi fa | 0

Risposto
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share your test model along with the version of MATLAB you are using? We tested with R2025b using the atta...

4 mesi fa | 0

Risposto
Sine and Cosine HDL Optimised Block
Please find attached a basic model using the block. https://www.mathworks.com/help/hdlcoder/ref/sinehdloptimizedandcosinehdlopt...

5 mesi fa | 0

Risposto
Regarding HDL_Coder license
Please reach out to the tech support and connect with the licensing team.

5 mesi fa | 0

Risposto
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share the sample model? The input types and block parameters are essential for generating HDL code. Addition...

5 mesi fa | 0

Risposto
Error in Setup for HDL Coder Support Package for AMD FPGA and SoC Devices
What version of MATLAB are you using? Have you reached out to tech support?

6 mesi fa | 0

Risposto
Why am I getting the error "found unsupported dynamic matrix type" in HDL Coder R2024b?
Related Thread https://www.mathworks.com/matlabcentral/answers/2179433-why-does-hdl-code-generation-give-errors-when-variable-s...

6 mesi fa | 0

Carica altro