Can I perform FPGA in the Loop with SysGen for DSP without HDL Coder and Verifier ?
2 visualizzazioni (ultimi 30 giorni)
Mostra commenti meno recenti
Yoni Levy
il 9 Giu 2017
Commentato: Yoni Levy
il 14 Giu 2017
Hi,
For my internship I have to implement FPGA in the Loop in Matlab. I have a licence for System Generator for DSP but it's not possible to have a license for HDL Coder or HDL Verifier. If I have already my VHDL code, it's possible to perform FIL with only SysGen for DSP ?
Thank you in advance
0 Commenti
Risposta accettata
Più risposte (0)
Vedere anche
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!