Using Unit Delays in triggered Subsystems for HDL Codegeneration

3 visualizzazioni (ultimi 30 giorni)
Alexander Kiermayer
Alexander Kiermayer il 11 Ott 2017
Risposto: Alexander Kiermayer il 19 Ott 2017
Hi,
i'm having some Unit Delays in a Triggered Subsystem. When generating VHDL Code using Mathworks HDL Coder I get the following error:
Error: Cannot find valid sample time for clock request from block. Please ensure that the block has a valid discrete sample time.
The only valid value for the sampletime is '-1', which i have set. This error occurs in R2017b, in R2015b it is working.
How can i get this working again?
Best Regards, Alexander Kiermayer

Accedi per rispondere a questa domanda.

Risposta accettata

Alexander Kiermayer
Alexander Kiermayer il 19 Ott 2017
I solved the problem. I had a Limited Counter for triggering the subsystem. After replacing it by an HDL counter, everything is fine

Più risposte (1)

Tim McBrayer
Tim McBrayer il 13 Ott 2017
This should work fine, and does in a small test I just tried. Can you open a customer support case so that this may be further investigated?

Categorie

Scopri di più su Hierarchical Designs and Synchronous Hardware Behavior in Help Center e File Exchange

Tag

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by