"Abnormal exit: Downstream Integration: Unable to locate twr file"

3 visualizzazioni (ultimi 30 giorni)
shankar
shankar il 14 Mag 2012
when i am trying to generate verilog hdl code for a model containg state flow chart showing error at the stage of "Annotate Model with Synthesis Results" in hdl work flow advisor.pls help me how to resolve this error
  1 Commento
Walter Roberson
Walter Roberson il 14 Mag 2012
http://www.mathworks.com/matlabcentral/answers/29922-why-your-question-is-not-urgent-or-an-emergency

Accedi per commentare.

Accedi per rispondere a questa domanda.

Risposta accettata

Tim McBrayer
Tim McBrayer il 14 Mag 2012
The twr file is a timing file that is generated by the Xilinx tools. Can you find the tool in the Xilinx project directory underneath the HDL Coder project directory?

Più risposte (0)

Categorie

Scopri di più su AMD FPGA and SoC Devices in Help Center e File Exchange

Tag

Prodotti

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by