how does the simulink design verifier creates test case
1 visualizzazione (ultimi 30 giorni)
Mostra commenti meno recenti
Ajay krishna Vasanthakumar
il 27 Lug 2020
Commentato: Ajay krishna Vasanthakumar
il 31 Lug 2020
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna
0 Commenti
Risposta accettata
Pat Canny
il 30 Lug 2020
Hi Ajay,
There is an option to "extend" existing test cases with Simulink Design Verifier: https://www.mathworks.com/help/sldv/ug/when-to-extend-existing-test-cases.html
This is a common workflow for users who wish to leverage existing (often manually written) test cases. The test cases are extended in time from the stop time of the manually written test cases.
Otherwise, Simulink Design Verifier will create a new test case with a simulation start time of t=0 .
Hopefully this helps.
Thanks.
- Pat
Più risposte (0)
Vedere anche
Categorie
Scopri di più su Generate Tests in Help Center e File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!