how does the simulink design verifier creates test case
Mostra commenti meno recenti
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna
Risposta accettata
Più risposte (0)
Categorie
Scopri di più su Simulink Design Verifier in Centro assistenza e File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!