Error in importhdl how to solve?

15 visualizzazioni (ultimi 30 giorni)
Nadatimuj
Nadatimuj il 11 Feb 2021
I am trying to import a verilog module that calls other submodules. Whenever, I try to import from HDL to simulink, I am getting these errors. I don't even any clock in my design.
Module instance creation failed for 'x' module and 'y' module instance, due to clock inference limitation. Rerun with clock bundle name-value pair. More information.
Hdl Import parse failed.
Error using privimporthdl
Importhdl failed.
Error in importhdl (line 78)
privimporthdl(hdlInSrc, varargin{:}) - Show complete stack trace
  2 Commenti
Khalala Mamouri
Khalala Mamouri il 23 Feb 2021
Hello,
I currently facing the same issue; have you solved the problem ?
Best regards
lakhdar
Nadatimuj
Nadatimuj il 23 Feb 2021
Modificato: Nadatimuj il 23 Feb 2021
I found that I have used some posedge in my code. And also some variables that sound like clock and reset. Matlab thought those are real clocks. If it finds same clocks between the modules, it gives this error. I couldn't solve it though.

Accedi per commentare.

Risposta accettata

Stefanie Schwarz
Stefanie Schwarz il 5 Gen 2022
Modificato: Stefanie Schwarz il 5 Gen 2022
Here is a list of supported constructs with importdhl:
If you encounter the same error, please contact MathWorks Technical Support with your Verilog source code so we can investigate.

Più risposte (0)

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by