Matlab AXI master import hdlverifier::*;does not work

4 visualizzazioni (ultimi 30 giorni)
Nadatimuj
Nadatimuj il 14 Feb 2021
Commentato: Xin il 30 Dic 2021
I was trying to implement this:
But never could do it because it says that:
  1. import hdlverifier::* is a syntax error,
  2. ERROR: [VRFC 10-2063] Module <axi_vip_v1_1_6_top> not found while processing module instance <master>
Any suggestion?

Risposte (1)

Nadatimuj
Nadatimuj il 22 Feb 2021
Still doesn't work in post-synthesis and post implementation simulation.

Categorie

Scopri di più su FPGA, ASIC, and SoC Development in Help Center e File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by