Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL

Model-Based Design of a Sigma-Delta ADC, from behavioral model to VHDL code.


Updated 1 Oct 2007

No License

For a full description of the models, refer to the September 2007 MATLAB Digest article.

We present a series of Simulink models to design a high-level behavioral model of a Sigma-Delta ADC. The high-level behavioral model has an Analog section and a Digital section that comprises a digital filter. We partition the digital filter into three cascade filters that use a total of 10 times less filter coefficients than the original filter. We then elaborate the first filter in the cascade in such a way that it requires no multiplications for implementation. We convert our design to fixed-point. We then proceed to generate VHDL code for our elaborated filter using Simulink HDL coder. This is an example of Model-Based Design.

Cite As

Ali Behboodian (2023). Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL (, MATLAB Central File Exchange. Retrieved .

MATLAB Release Compatibility
Created with R2007b
Compatible with any release
Platform Compatibility
Windows macOS Linux

Inspired: SIMULINK Sigma-Delta Toolbox

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!
Version Published Release Notes

Added keywords