HDL Coder Support Package for Intel FPGA Boards

Generate and deploy HDL code for Altera development boards

HDL Coder™ Support Package for Altera® FPGA Boards enables IP core generation workflow for programming supported Altera FPGAs. The IP core generation workflow helps you map your algorithm I/O to onboard interfaces, generate HDL code, and synthesize the generated code. HDL Coder also provides integration with Altera Quartus® to synthesize the generated code into a bitstream that you can directly download on to Altera FPGA development boards.

This support package is functional for R2014a up through R2023b. For R2024a and beyond, HDL Coder Support Package for Intel FPGA Boards support is provided via HDL Coder Support Package for Intel FPGA and SoC Devices.