photo

Mohamed BAGHDADI


Last seen: circa un anno fa |  Attivo dal 2021

Followers: 0   Following: 0

Statistica

  • First Answer

Visualizza badge

Feeds

Visto da

Risposto
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...

quasi 4 anni fa | 0

Domanda


Set up HDL verifier
how can i fix this problem? PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.

quasi 4 anni fa | 1 risposta | 0

1

risposta