![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/17889804_1584813544938_DEF.jpg)
JOAQUIN GARCIA ORDOÑEZ
Followers: 0 Following: 0
Statistica
3 Domande
0 Risposte
RANK
247.120
of 292.775
REPUTAZIONE
0
CONTRIBUTI
3 Domande
0 Risposte
ACCETTAZIONE DELLE RISPOSTE
66.67%
VOTI RICEVUTI
0
RANK
of 147.945
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
Processor and FPGA Synchronization in Coprocessing Mode
Hello everyone. I'm following this documentation to run an experiment that is hardware-in-the-loop: https://mathworks.com/help/...
circa 3 anni fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder won't map LUT into BRAM
Hello everyone. I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LU...
oltre 3 anni fa | 1 risposta | 0
1
rispostaDomanda
How can I modify mapping options in HDL Workflow Advisor in Simulink?
Hi everyone. I am trying to implement a design on a FPGA using Simulink's HDL Workflow Advisor. The block that I am trying to i...
oltre 4 anni fa | 1 risposta | 0