photo

Eldin Ramic


Last seen: 13 giorni fa |  Attivo dal 2023

Followers: 0   Following: 0

Statistica

  • Thankful Level 1

Visualizza badge

Feeds

Visto da

Domanda


is it possible to prevent the compiler from using variables in generated VHDL code?
Hi, is it possible to prevent the compiler from using the datatype "variable" in generated VHDL code? As it is an essential rul...

9 mesi fa | 0 risposte | 0

0

risposte

Domanda


How do i define an array as a HDL input?
Hi, I want to use an array as an input type in my HDL model, e.g [uint8; uint8], but the following error is generated: Expre...

9 mesi fa | 2 risposte | 0

2

risposte