Statistica
0 Domande
6 Risposte
RANK
3.110
of 300.381
REPUTAZIONE
18
CONTRIBUTI
0 Domande
6 Risposte
ACCETTAZIONE DELLE RISPOSTE
0.00%
VOTI RICEVUTI
3
RANK
of 168.477
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
How to create this in Simulink? std_logic_vector16 vec[0:3]
Hello Cheri, If you're generating HDL code from a Simulink subsystem using makehdl, the behavior you're describing is already s...
5 mesi fa | 1
| accettato
Specify clock pins in HDL Reference Design
Hi John, The addClockInterface API in HDL Coder requires you to specify a connection point in your design. For instance, if you...
9 mesi fa | 1
| accettato
simulink ip core generation
Hello, To use the AXI4-Stream interface in the IP core generation workflow in HDL Coder, you can model your algorithm to operat...
oltre un anno fa | 0
AXI-stream interface violates AXI-stream protocol
Hello Alexander, I'd like to provide some clarity on the protocol implementation within our IP core generation workflow. When m...
quasi 2 anni fa | 0
Setting Target interface fails in Debug Zynq design using HDL and Embedded coder example.
Hello Vishnu, The error message you're seeing typically appears when a reference design requires certain non-optional interfac...
circa 2 anni fa | 1
HDL Workflow Advisor - Step 3.2 - "Failed Index exceeds the number of array elements. Index must not exceed 2" in hdlturnkey.interface.ChannelBased/connectFrameInterfacePort
Hello, From your description it sounds like you are using the "legacy frame-based modeling" detailed in: https://www.mathwor...
oltre 2 anni fa | 0
| accettato
