photo

Angela Cuadros Castiblanco

Last seen: Today |  Attivo dal 2023

Followers: 0   Following: 0

Spoken Languages:
English, Spanish

Statistica

  • Knowledgeable Level 1
  • First Answer

Visualizza badge

Feeds

Visto da

Risposto
Specify clock pins in HDL Reference Design
Hi John, The addClockInterface API in HDL Coder requires you to specify a connection point in your design. For instance, if you...

21 giorni fa | 1

| accettato

Risposto
simulink ip core generation
Hello, To use the AXI4-Stream interface in the IP core generation workflow in HDL Coder, you can model your algorithm to operat...

10 mesi fa | 0

Risposto
AXI-stream interface violates AXI-stream protocol
Hello Alexander, I'd like to provide some clarity on the protocol implementation within our IP core generation workflow. When m...

circa un anno fa | 0

Risposto
Setting Target interface fails in Debug Zynq design using HDL and Embedded coder example.
Hello Vishnu, The error message you're seeing typically appears when a reference design requires certain non-optional interfac...

oltre un anno fa | 1

Risposto
HDL Workflow Advisor - Step 3.2 - "Failed Index exceeds the number of array elements. Index must not exceed 2" in hdlturnkey.interface.ChannelBased/connectFrameInterfacePort
Hello, From your description it sounds like you are using the "legacy frame-based modeling" detailed in: https://www.mathwor...

oltre un anno fa | 0

| accettato