photo

Gunjan Upadhyay


Last seen: circa 3 anni fa |  Attivo dal 2021

Followers: 0   Following: 0

Statistica

Feeds

Visto da

Domanda


Is it possible to generate DPI model of PLL Testbench block and use it inside SystemVerilog/UVM testbench?
I have an UVM testbench and I am trying to measure PLL performance like mean frequency error compared to target frequency, settl...

circa 3 anni fa | 1 risposta | 0

1

risposta