Statistica
RANK
296.406
of 300.763
REPUTAZIONE
0
CONTRIBUTI
16 Domande
1 Risposta
ACCETTAZIONE DELLE RISPOSTE
50.0%
VOTI RICEVUTI
0
RANK
of 170.923
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
FPGA Data Capture in Custom Board
Is that a variable that should be declared within the plugin_rd() function? My HDL coder reference design uses a custom Qsys des...
15 giorni fa | 0
Domanda
FPGA Data Capture in Custom Board
I have a custom cyclone v soc board. I'm trying to follow along with debug IP core using FPGA Data Capture. https://www.mathwork...
16 giorni fa | 3 risposte | 0
3
risposteDomanda
PMLSM Modeling cogging forces
Is there a way to modify the PMLSM Simscape block so that it accurately models cogging forces?
18 giorni fa | 1 risposta | 0
1
rispostaDomanda
FPGA in the loop Workflow
I need more help understanding the FPGA in the loop verification workflow. I have PMSM controller in Simulink that was converted...
23 giorni fa | 0 risposte | 0
0
risposteDomanda
Connect AXI4 Master to multiple slaves
I defined an AXI4 Master Interface using the addAXI4MasterInterface method in my plugin_rd file. I want the master interface to ...
circa un mese fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder Error when converting AXI4 interface with different data rates
I'm having trouble understanding this error from HDL coder: Failed All the DUT ports connecting to the "f2h_sdram0 Read" interf...
circa 2 mesi fa | 1 risposta | 0
1
rispostaDomanda
AXI4 Master Read SDRAM
I'm using a Cyclone V SoC and in my reference design I have a FPGA to HPS SDRAM Interface enabled under the HPS. I'm expecting s...
3 mesi fa | 1 risposta | 0
1
rispostaDomanda
Unable to fit HDL coder design into FPGA
I'm having trouble getting the HDL IP core generated by the HDL coder to fit in the FPGA I'm targeting (Cyclone V). I'm using th...
4 mesi fa | 1 risposta | 0
1
rispostaDomanda
PMLSM Controller Over Active
I started with the three phase PMLSM example: https://www.mathworks.com/help/sps/ug/three-phase-pmlsm-drive.html . I modified th...
5 mesi fa | 1 risposta | 0
1
rispostaDomanda
Specify the Location of custom IP cores in HDL Coder
I was following along with the instructions here: https://www.mathworks.com/help/hdlcoder/ug/define-and-add-ip-respository-to-cu...
9 mesi fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder with Custom IP Core
I was trying to add a custom IP core to my reference design and now when I run HDL workflow advisor using the hdl_led_blinking s...
9 mesi fa | 1 risposta | 0
1
rispostaDomanda
Cannot find header file in Simulink Coder
I'm using the C Function block in Simulink to import custom C code into my model. Most of the standard C libraries I include Sim...
9 mesi fa | 2 risposte | 0
2
risposteDomanda
Read AXI4 address locations from Simulink
How can I read a particular address location from the AXI4 interface within Simulink HDL coder? For example, if I have a referen...
10 mesi fa | 1 risposta | 0
1
rispostaDomanda
Build Linux Image for HDL Coder
I'm trying to follow along with the documentation here: https://www.mathworks.com/help/hdlcoder/ug/xilinx-zynq-linux-image-for-c...
10 mesi fa | 1 risposta | 0
1
rispostaDomanda
Use Conduit Interface in HDL Coder
If I have a reference design that includes an IP core with a Conduit interface, how can I reference these signals in HDL coder? ...
10 mesi fa | 0 risposte | 0
0
risposteDomanda
HDL Coder Support Package for Intel FPGA and SoC Devices Setup
I am trying to go through the hardware setup for the HDL Coder Support Package for Intel FPGA and SoC Devices. I get to the step...
11 mesi fa | 0 risposte | 0
0
risposteDomanda
Specify clock pins in HDL Reference Design
I was reading over how to register a custom reference design: https://www.mathworks.com/help/hdlcoder/ug/register-a-custom-refer...
11 mesi fa | 1 risposta | 0
