William Knox

Last seen: quasi 4 anni fa | Attivo dal 2011

Followers: 0 Following: 0

Messaggio

Professional Interests: control, signal processing

Statistica

Visualizza badge

Feeds

Risposto
Simulink to VHDL using VHDL Coder but "Data Type Conversion" blocks don't compile
To generate HDL code for a subsystem right-click on it and choose "Generate HDL Code for Subsystem". If you right click on th...

oltre 12 anni fa | 0

Risposto
Using non-memory-mapped (NMM) ports with FPGA-in-the-loop (FIL) cosim with XUP Atlys Spartan 6 Dev Board
Hi All, I found the solution. To manually create NMM ports perform the following steps; we will be creating a NMM port for th...

oltre 12 anni fa | 1

| accettato

Risposto
Digilent XUP Atlys Spartan 6 Development Board support in Hardware Co-Simulation
Hi All, I have found the solution. Xilinx University Program (XUP) provides a Hardware Cosim via point-to-point Ethernet plu...

oltre 12 anni fa | 1

| accettato

Domanda

Digilent XUP Atlys Spartan 6 Development Board support in Hardware Co-Simulation
Hi, Does anyone know if The Mathworks plans to support the Digilent XUP Atlys Spartan 6 Development Board in *ethernet-based*...

oltre 12 anni fa | 1 risposta | 0

1

risposta

Domanda

Using non-memory-mapped (NMM) ports with FPGA-in-the-loop (FIL) cosim with XUP Atlys Spartan 6 Dev Board
Hi, I have a Digilent XUP Atlys Spartan 6 development board. FIL is supported with this board, however there does not seem to ...

oltre 12 anni fa | 1 risposta | 0

1

risposta