![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/29843623_1681292662599_DEF.jpg)
Yeung Pok Nga
Followers: 0 Following: 0
Statistica
4 Domande
0 Risposte
RANK
223.900
of 293.484
REPUTAZIONE
0
CONTRIBUTI
4 Domande
0 Risposte
ACCETTAZIONE DELLE RISPOSTE
0.0%
VOTI RICEVUTI
0
RANK
of 148.733
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...
2 mesi fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...
4 mesi fa | 0 risposte | 0
0
risposteDomanda
HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...
4 mesi fa | 1 risposta | 0
1
rispostaDomanda
HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...
oltre un anno fa | 1 risposta | 0