photo

aijaz


Last seen: circa 2 mesi fa |  Attivo dal 2023

Followers: 0   Following: 0

Statistica

  • Explorer
  • First Answer

Visualizza badge

Feeds

Visto da

Domanda


integerating the FPGA through the Matlab
the bitstream does not exist. please check the external console to make sure the bitstream generation os completed and try again...

5 mesi fa | 0 risposte | 0

0

risposte

Domanda


issue in IP core generation
Failed 'C:\Users\aijaz_22011140\OneDrive - Universiti Teknologi PETRONAS\Desktop' contains white space in project path. Please t...

5 mesi fa | 1 risposta | 0

1

risposta

Domanda


echo is off issue in matlab
Task "Vivado IP Packager" unsuccessful. See log for details. Generated logfile: ECHO is off. ECHO is off. while generatin...

5 mesi fa | 1 risposta | 0

1

risposta

Domanda


HDL Tool setup issue
hdlsetuptoolpath('ToolName','Xilinx Vivado','ToolPath',... 'E:\Xilinx\Vivado\2023.1\bin\vivado.bat'); Error using setupToolPa...

6 mesi fa | 2 risposte | 0

2

risposte

Domanda


facing a error while implementing the HDL?
For the block 'untitled/controller/Discrete fractional Transfer Fcn4/Discrete Zero-Pole' Block 'untitled/controller/Discrete fra...

8 mesi fa | 1 risposta | 1

1

risposta

Domanda


how to compatible xilinx wth matlab.
I am trying to connect the xilinx vivado with matlab. it gives error of the path directory. as well as i am tying to open the sy...

10 mesi fa | 1 risposta | 0

1

risposta

Risposto
RTL generation error: Signal rate of value inf found
ErrorNative floating-point code generation cannot complete for the following reason(s): 'PID_controller12/controller Signal ra...

circa un anno fa | 0