Statistica
RANK
210.176
of 300.813
REPUTAZIONE
0
CONTRIBUTI
4 Domande
1 Risposta
ACCETTAZIONE DELLE RISPOSTE
25.0%
VOTI RICEVUTI
0
RANK
of 171.169
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
Sequential logic or combinational logic
Dear all, I have met a problem. It is that timing constraint is not satisfied when my design runs under a very high clock fre...
circa 13 anni fa | 2 risposte | 0
2
risposteDomanda
Rate transition problem using upsample,repeat or rate transition block for generating HDL code
Dear all, I wanna change the rate of a signal from slow stepsize to fast stepsize. For instance, there is a sine signal. Its ...
oltre 13 anni fa | 0 risposte | 0
0
risposteDomanda
Problem of reciprocal building block in hdl code generation
Dear all, I used a periodic signal (Ts is period) as the input signal of the reciprocal of square root building block in simu...
oltre 13 anni fa | 1 risposta | 0
1
rispostaWhy does the Fixed Point Advisor show a Trigonometric function as unsupported when using CORDIC approximation?
I also faced this problem when I used fixed point advisor & fixed point tool. Finally, I manually defined all bit widthes so as ...
oltre 13 anni fa | 0
Domanda
Problem in conversion from model to VHDL/Verilog HDL
Dear all Recently, I built up a model by basic blocks and stateflow in hdllib.Functional simulation results of floating point...
oltre 13 anni fa | 1 risposta | 0
