Statistica
RANK
38.553
of 297.016
REPUTAZIONE
1
CONTRIBUTI
16 Domande
1 Risposta
ACCETTAZIONE DELLE RISPOSTE
18.75%
VOTI RICEVUTI
1
RANK
of 157.725
CONTRIBUTI
0 Problemi
0 Soluzioni
PUNTEGGIO
0
NUMERO DI BADGE
0
CONTRIBUTI
0 Post
CONTRIBUTI
0 Pubblico Canali
VALUTAZIONE MEDIA
CONTRIBUTI
0 Punti principali
NUMERO MEDIO DI LIKE
Feeds
Domanda
Variation in original spectrum from Simulink spectrum scope block output
Hi, I am working on a simulink model that generate HDL code using HDL coder.When I observe the output spectrum loading the VH...
quasi 11 anni fa | 0 risposte | 0
0
risposteDomanda
Sampling rate in Simulink model and HDL coder
Hi, I am generating HDL code using HDL coder from Simulink model. Initially my model samples at 75Khz. Further the rate is do...
quasi 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Code generation option in HDL coder for high clock frequency
Hi, I am working with simulink model whose code is generated by HDL coder. My design has a number of filter stages. The code ...
quasi 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Code generation option in HDL coder for high clock frequency
Hi, I am working with simulink model whose code is generated by HDL coder. My design has a number of filter stages. The code ...
quasi 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Unavailability of frame based processing in HDL coder
Hi, I am working on a Simulink model and I want to generate code for corresponding model using HDL coder.My model has blocks ...
circa 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Data overshoot in FPGA implementation
Hi, I am implementing a QAM 16 transmitter on FPGA.I can see data overshoot abruptly at various time instants in transmitted ...
circa 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Difference in maximum level of I and Q channel in Rectangular QAM modulation
Hi, I am working on simulink model of 16 qam modulation.I am using the rectangular qam modulator block in simulink.I noticed ...
circa 11 anni fa | 0 risposte | 0
0
risposteDomanda
HDL cosimulation output different from FPGA output
Hi, I am working on a project implementing 16 QAM transmitter on a FPGA.I started by developing a simulink model fo...
circa 11 anni fa | 1 risposta | 0
1
rispostaWhy do we use fixed point representation?
Sir, Thank you so much for your answer . But I would like to clear that if any of FPGA support double precision data. And als...
circa 11 anni fa | 0
Domanda
Why do we use fixed point representation?
Hi I would like to know why dont we use double precision floating point data type as such for simulink models to b...
circa 11 anni fa | 3 risposte | 1
3
risposteDomanda
Reducing resource utilisation in HDL coder generated code
Hi, I am generating HDL code using HDL coder in Matlab for my project.But the generated code uses more DSP48 slices than that...
circa 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Reducing area utilization in HDL code
Hi, I am currently working on a project to implement 16 QAM modulator in FPGA. I was using simulink model for functional simu...
circa 11 anni fa | 1 risposta | 0
1
rispostaDomanda
windowing in FIR filter
Hi, I would like to know the merits and demerits of Kaiser and Chebyshev filters. Kindly try to give a prompt reply. Krish...
circa 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Sampling frequency and bandwidth
Hi, I would like to know the relation between sampling frequency and bandwidth of a filter. For a given filter order as sampl...
circa 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Xilinx blocks in Simulink
Hi, I have designed a 16 QAM model using simulink blocks.Now I want to generate a Xilinx FPGA specific implementation ...
oltre 11 anni fa | 1 risposta | 0
1
rispostaDomanda
Square Root raised FIR filter truncation factor
Hi, I would like to know if there is any relation between length of impulse response and data rate in an RRC filte...
oltre 11 anni fa | 0 risposte | 0
0
risposteDomanda
Unsatisfactory output of 16 QAM transmitter with RRC filter
I am simulating 16 QAM transmitter(data rate : 128 Kbps) with RRC filter(Root Raised Cosine).My filtered output is not obtained ...
oltre 11 anni fa | 0 risposte | 0