Community Profile

photo

Xinkun Wu


Last seen: oltre un anno fa |  Attivo dal 2020

Followers: 0   Following: 0

Statistiche

Feeds

Visto da

Domanda


How can I input expected output values for a signal to simulink design verifier and generate tests with it?
Hi, I want to get a test case which gives a specific value for an output signal. In other words I want to find the combination ...

circa 4 anni fa | 1 risposta | 0

1

risposta