Steven Hatcher

Last seen: circa 2 mesi fa | Attivo dal 2022

Followers: 0 Following: 0

Messaggio

Team Lead for the HDL Coder Optimizations area.

Programming Languages:
C++, MATLAB, VHDL

Statistica

Visualizza badge

Feeds

Risposto
Need help understanding how vector adressing on the HDL Ram Blocks for Burst Read and Write
There is a new feature for the RAM System blocks in R2025a to control vector access behavior. You can try it out with the R2025a...

11 mesi fa | 0

Risposto
HDL-Coder Delay Balancing in Feedback-Loop workaround
Hi Niklas, There is an optimization that can leverage a faster clock in regions of logic running at a slower rate. It looks lik...

quasi 3 anni fa | 0

| accettato

Risposto
Enabled Subsystem produce hold without bypass
Hi Andrew, The only way this style of code can be generated which avoids creation of the by-pass register is to have a delay at...

oltre 3 anni fa | 0

Risposto
Multiply and add not correctly mapping to a single DSP slice
Hi Justin, Are any of the adders using saturation or rounding logic that a Xilinx DSP48E1 would not natively support? Looking a...

oltre 3 anni fa | 0