Community Profile

photo

Talon Myburgh


Last seen: circa un mese fa |  Attivo dal 2020

Followers: 0   Following: 0

Statistiche

  • Thankful Level 1

Visualizza badge

Feeds

Visto da

Domanda


Simulation of HDL black box design segfaults in Linux OS but passes in Windows 10/11
Here is the issue: I've wrapped a VHDL design that implements a filterbank. This is done using a blackbox. For those unfamiliar...

oltre 2 anni fa | 0 risposte | 0

0

risposte

Domanda


System Generator: HDL Black Box include mem files.
I have successfully managed to wrap up most of my HDL cores in black boxes in Simulink. They can be successfully simulated and s...

quasi 3 anni fa | 2 risposte | 0

2

risposte

Domanda


Wrap Xilinx IP in Simulink black box
Hi all, I have done several of the Xilinx tutorials for black-box wrapping of HDL in Simulink but have not come across one yet ...

oltre 3 anni fa | 2 risposte | 0

2

risposte

Domanda


Error when parsing VHDL with moden commenting style.
MATLAB version: R2019a Update 6. Hi All, Not sure if this is owing to my using a slightly older version of Matlab, but there a...

quasi 4 anni fa | 0 risposte | 0

0

risposte