Risposto
How to convert this simulink model to VHDL ?
Attached a sample model. Please feel free to share your models. What is the exact frequency and is it a constant or variable wi...

circa 5 anni fa | 0

Risposto
How to build a model using HDL coder library in simulink?
It is quite possible you have installed HDLCoder followed up Xilinx System Generator (XSG) in your machine and some how XSG inst...

circa 5 anni fa | 0

Risposto
hdl coder work flow adviser block compability error
Running hdlsetup command on the model targeted for FPGA always helps in terms of data type selection. web(fullfile(docroot, 'h...

circa 5 anni fa | 2

Risposto
hardware implementation of NN code
Do you have access to these products? https://www.mathworks.com/products/gpu-coder.html GPU Coder™ generates optimized CUDA...

circa 5 anni fa | 0

| accettato

Risposto
How to generate hdl code for a function containing dsp.HDLFFT and dsp.HDLIFFT system objects?
Please share sample MATLAB Code and Testbench and the error you are seeing. Thanks

circa 5 anni fa | 0

Risposto
How to generate hdl code for a function containing dsp.HDLFFT and dsp.HDLIFFT system objects?
Can you share a sample code and testbench? See attached example on how to generate HDL from hdl.FFT function.

circa 5 anni fa | 0

Risposto
can we generate HDL code for matrix multiplication ?
You can do this to open the models. The models do not use any new 20b features. https://www.mathworks.com/help//simulink/gui/si...

circa 5 anni fa | 0

Risposto
can we generate HDL code for matrix multiplication ?
Attaching few flavors of matrix multiplication compatible with HDL Coder. matmul_external_memory_20b.slx matmul_mlfb_fixpt_...

circa 5 anni fa | 0

Risposto
How can I convert from decimal to binary for HDL Coder?
Attaching the model in the example for convenience.

circa 5 anni fa | 0

Risposto
Data type issue for LUT input
hdlcoderFocCurrentFixptHdl should generate HDL out of the box. >> makehdl('hdlcoderFocCurrentFixptHdl/FOC_Current_Control') ...

circa 5 anni fa | 0

Risposto
hdlcoder std_logic_vector to stateflow type
Attached simple Stateflow chart will generate the code you are looking for.

circa 5 anni fa | 0

Risposto
can we generate HDL code for matrix multiplication ?
hi satish, can you share more details?are both A and B inputs to the DUT or only one of them, what are the types, are you lookin...

circa 5 anni fa | 0

Risposto
HDL-Coder AXI-Vector Strobe Register validation model
HDL Coder does not currently support adding additional logic to the validation model.

circa 5 anni fa | 1

Risposto
HDL Coder: How to create a resettable delay that triggers on rising edge
Please find attached two variations of the model generating HDL code. Simulink “Counter Limited” block with dynamic upper limit...

circa 5 anni fa | 1

| accettato

Risposto
Error with cosimulation on tunable parameters
https://www.mathworks.com/help/supportpkg/xilinxzynqbasedvision/ug/fpga-targeting-workflow.html yes, You can target zed board u...

oltre 5 anni fa | 0

Risposto
About hdlsllib/HDL RAMs blocks
>> How can we load data to the RAM or ROM block in simulink?

oltre 5 anni fa | 0

Risposto
Error with cosimulation on tunable parameters
This is a limitation in the cosimulation test bench generation. Can you consider using stand-alone testbench with HDL Simulato...

oltre 5 anni fa | 0

Risposto
Delay Balancing Error (RTL Code/ IP Core generation)
https://www.mathworks.com/help/hdlcoder/ug/delay-balancing.html You need to work towards not introduce delays in feedback loops...

oltre 5 anni fa | 0

Risposto
HDL Coder Error: BITAND/BITOR/BITXOR must have matching operand types
HDL Coder team believes this issue has been resolved in the latest releases. Can you share a sample model? We can double check a...

oltre 5 anni fa | 1

| accettato

Risposto
Getting Started with Targeting Xilinx Zynq Platform
(follow up from my team) Hi Kiran, I think I might know the issue. In one of the images, I can see the Tool Version text box...

oltre 5 anni fa | 0

Risposto
Slow simulation time ins simulink.
“How do I model the clock signal?” – is a question frequently asked by hardware engineers who are new to using Simulink and HDL ...

oltre 5 anni fa | 0

| accettato

Risposto
Field oriented control speed controller hdl conversion
Field-Oriented Control of a Permanent Magnet Synchronous Machine In this example you will review a Field-Oriented Control (FOC)...

oltre 5 anni fa | 0

| accettato

Risposto
Getting Started with Targeting Xilinx Zynq Platform
The error essage seems to indicate this is an issue with Xilinx Vivado installation? Task "Vivado IP Packager" unsuccessful. ...

oltre 5 anni fa | 0

Risposto
HDL Workflow Advisor Error from inf SampleTime
This issue is actively resolved. Please reach out to support@mathworks.com for additional support on this issue. Thanks

oltre 5 anni fa | 0

Risposto
HDL coder and Embedded coder interaction
If your target hardware requires you to generate C and HDL code it is better to split your design into two subsystems or two mod...

oltre 5 anni fa | 0

| accettato

Risposto
Sampling rate conversion issues in HDL coder
See attached QPSK Tx, Rx example that works with HDL Coder. You can read through instructions in QPSKTxRxHDLExample.m on how to...

oltre 5 anni fa | 0

Risposto
instrumented MEX function...and HDL code...
The original question is related to floating point to fixed point conversion in MALTAB and is now resolved. The followups respon...

oltre 5 anni fa | 0

Risposto
Simulink HDL coder Results compare
If you continue to face the issue please search for Gain block related HDL Coder bug fix by your release here. https://www.math...

oltre 5 anni fa | 0

Risposto
HDL Coder black box inclusion of module with parameterised packed input
>> I considered just using the Bit Concat block and then using the Extract Bits block within the model of the black box, but tha...

oltre 5 anni fa | 0

Risposto
About HDL simulink coder for StateFlow
Attached model describes how to model either edge in Stateflow suitable for HDL code generation. HDL Verision Result C...

oltre 5 anni fa | 0