Risposto
Failed to program the device of the Zedboard Using matlab R2019b
Hi Yuhwai, This is unexpected. Please report the issue to support@mathworks.com for further support.

oltre 5 anni fa | 0

Risposto
Error "Brace indexing ist not supported for variables of this type" in HDL Workflow Advisor
Hi Niklas, This is unexpected. Please report the issue to support@mathworks.com for further support.

oltre 5 anni fa | 0

| accettato

Risposto
How to optimize multiplications with hdl coder
ConstMultiplierOptimization The ConstMultiplierOptimization implementation parameter lets you specify use of canonical signed d...

oltre 5 anni fa | 1

Risposto
What is the good manner of generating the HDL Code of a mixed Simscape/Simulink model ?
Simscape Hardware-in-the-Loop Workflow Automatic replacement of Simscape subsystem with state-space implementation In R2020b, ...

oltre 5 anni fa | 1

| accettato

Risposto
Internal Error in generation of HDL IP core for a Xilinx platform
Can you explain why you would need to force the subsystem to be atomic for Zynq targeting? I totally understand the additional ...

oltre 5 anni fa | 0

Risposto
Internal Error in generation of HDL IP core for a Xilinx platform
Firstly, you need to fix algebraic loop option on the FPGA DUT by turning off this option as follows set_param('PID_example2...

oltre 5 anni fa | 0

Risposto
How can i generate testbench data for fixed point range
Hi, for better guidance, can you share your sample model that you plan to take to HDL code generation? Thanks.

oltre 5 anni fa | 0

Risposto
How to connect bus data type to external port interface?
Bus support for External Port is not yet supported in HDLCoder and is under active development and will be available in the near...

oltre 5 anni fa | 0

Risposto
Why it occur overflow??
The overflow behavior is based on what kinds of operations are happening on the variable. Is it in a feedback look like a for-lo...

oltre 5 anni fa | 1

Risposto
CWT Filter Bank Function
Generating code FPGA cannot support variable dimensions as HDLCoder needs to generate code for a chip with fixed size, type, dim...

oltre 5 anni fa | 0

Risposto
Is there a way to change the parameter in simulink??
Have you considered using to workspace and from workspace blocks and logging your time series data and reading it back in?

oltre 5 anni fa | 0

| accettato

Risposto
Is there a 'block' similar to MATLAB's 'persistent' in simulink??
I am not using any new Simulink features; so you can try to load the model in your version. Try this to load the model. >> s...

oltre 5 anni fa | 1

Risposto
Is there a 'block' similar to MATLAB's 'persistent' in simulink??
Attached model shows how to model unit delay, integer delay, tapped delay in MALTAB and corresponding blocks/modeling patterns i...

oltre 5 anni fa | 0

Risposto
HDL Workflow Advisor error
Hi, This is an unexpected internal error. Can you share the model?

oltre 5 anni fa | 0

| accettato

Risposto
HDL Coder returns with error "Unrecognized fixed-point encoding"
can you reach out to support@mathworks.com to help debug this error further? thanks

oltre 5 anni fa | 0

Risposto
Codegen parfor + singleC
parfor support is an active area of development for -singleC feature; please feel free to reach out to us support@mathworks.co...

oltre 5 anni fa | 0

Risposto
Cell arrays are not supported when using the -singleC flag (Coder)
cell array support is an active area of development for -singleC feature; please feel free to reach out to us support@mathwork...

oltre 5 anni fa | 0

Risposto
Matlab Options for Programming Labview R-series FPGA card.
Please let us know if this tutorial is somethign that can be used in your case. MATLAB®, Simulink®, and LabVIEW FPGA: Importing...

oltre 5 anni fa | 0

Risposto
HDL Coder returns with error "Unrecognized fixed-point encoding"
Hi Tim, Based on the error message this does not seem to be coming during code generation process. Are you sure you able to com...

oltre 5 anni fa | 0

Risposto
HDL code generation from simulink and dumping process
The question is a bit vague; can you provide more specifcis on your workflow issues? HDLCoder should support cyclone V workflo...

oltre 5 anni fa | 0

Risposto
how to use exp funnction in hdl coder?
Hi, Can you add more details and share example files with projects and reproductions here so that we can give better guidance?...

oltre 5 anni fa | 0

Risposto
Implementation Latency of Blackbox Subsystem when using oversampling
We are also able to generate code for the mockup model.

quasi 6 anni fa | 0

Risposto
Implementation Latency of Blackbox Subsystem when using oversampling
With HDLCoder we have done a very detailed Fied-Oriented Controller model on FPGA/SoC. See the attached document. Happy to...

quasi 6 anni fa | 0

Risposto
Matlab coder, fixed point conversion
Hi Jerome, Can you share a sample of MATLAB code with floating-point and expected integer type code from fixed-point converter?...

quasi 6 anni fa | 0

Risposto
Can't open HDL Workflow Advisor
Glad the solution helped. It is quite possible the device you are planning to use is not supported in 19a. You can check this...

quasi 6 anni fa | 0

Risposto
Can't open HDL Workflow Advisor
Please try this and if this does not help it is best to have a clean install. >>Advisor.Manager.refresh_customizations Or >>r...

quasi 6 anni fa | 0

| accettato

Risposto
Can't open HDL Workflow Advisor
May I know the version of MATLAB you are using? I wonder if this can occur due to faulty installation of MATLAB or any support ...

quasi 6 anni fa | 0

Risposto
How can I add input port in HDL workflow advisor after running simulink model?
At the boundary, you need to have scalar and small vector inputs; full frame input is not allowed. https://www.mathworks.com/h...

quasi 6 anni fa | 0

Risposto
Delay balancing unsuccessful because Signal rate of value inf found.
I still see "Inf" sample times in the model. Found the Model was feeding 'Inf' sample time into the DUT. This is not allo...

quasi 6 anni fa | 0

Risposto
Delay balancing unsuccessful because Signal rate of value inf found.
Your model is partially converted to fixed-point. Can you check for absence of floating-point if your intent is HDL code gener...

quasi 6 anni fa | 2